Data Speculation Support for a Chip Multiprocessor Soda Hall一种芯片多处理器的数据推测支持.pptVIP

Data Speculation Support for a Chip Multiprocessor Soda Hall一种芯片多处理器的数据推测支持.ppt

  1. 1、本文档共33页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  5. 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  6. 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  7. 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  8. 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
Tables and Charts Extra Slides Quick Loops Hydra Speculation Hardware Modified Bit Pre-invalidate Bit Read Bits Write Bits The goal of any high-performance architecture is to exploit program parallelism. Now parallelism exists at multiple levels. At the lowest level is the parallelism between instructions in a basic-block, Above that is the loop-level parallelism between loop iterations. Above this is thread-level parallelism that comes from parallelizing a single application either manually or automatically. At the highest level is the parallelism between separate processes in a multiprogramming environment. The granularity of parallelism typically increases as the level of parallelism increases. Superscalar architectures concentrate on exploiting ILP and to some extent LLP, but these techniques are complex and do not scale well in advanced semiconductor technologies. So this begs the question * The approach we have taken in Hydra is multiprocessor built out of simple processors that can be designed for high speed. The main advantage that this architecture is multiple threads of control which enables parallelism to be exploited that is much more widely distributed in the program than is possible with a single hardware window. Secondly, if each of the processors is tightly integrated with its first level cache the highest speed paths can be localized to reduce the impact of wire delay and make it possible to achieve very high clock frequencies. The disadvantage of this architecture is that it requires parallel programs to run on more than one processor. We use thread level speculation to simplify the process of creating parallel programs. Our overall design approach in Hydra is to keep the basic MP architecture as simple as possible by taking advantage of the fact that we are on single piece of silicon. We’ll see how we do this. * The problem is that the amount parallel software is limited. Today, most parallel software is generated manually. This

您可能关注的文档

文档评论(0)

chenchena + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档