Phase Detector Circuits University of Toronto相位检测电路多伦多大学.pptVIP

下载本文档

5
0
约 10页
2017-03-08 发布于上海
举报
版权申诉

Phase Detector Circuits University of Toronto相位检测电路多伦多大学.ppt

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

Phase Detector Circuits University of Toronto相位检测电路多伦多大学

Phase Detector Circuits Presented by: Ricky Lau Outline Why this topic? Common Phase Detectors (PD) in industry Novel Phase Detector design Future design challenges of Phase Detectors Why this topic? Clock and Data Recovery Systems (CDR) are extensively used in telecommunication and digital systems Phase Detector is critical to the performance of a CDR system Linear vs Bang-Bang PD Hogge Phase Detector Static phase error due to CK-Q delay of FF Low output jitter and retimes data Alexander Phase Detector High output jitter Maintain VCO frequency even when no data transition Retimes Data Improved Bang-Bang PD Large freq steps enhance pull-in range Small freq steps reduce output jitter Half-Rate Architecture Future Challenges Jitter performance Pull-in range Sensitivity to input data patterns Reliability Analog vs Digital PD Questions? References M. Ramezani, C.A.T. Salama, An Improved Bang-Bang Phase Detector for Clock and Data Recovery Applications“, ISCAS, Vol.1, pp.715-718, 2001. B. Razavi, “Challenges in the design high-speed clock and data recovery circuits”, IEEE communications Magazine, Vol.40, Issue 8, pp. 94-101, Aug. 2002. S. Soliman, F. Yuan, K. Raahemifar, “An overview of design techniques for CMOS phase detectors”, ISCAS, Vol.5, pp.26-29, May 2002. M. Rau, T. Oberst, R. Lares, A. Rothermel, R. Schweer, N. Menoux, “Clock/Data Recovery PLL Using Half-Frequency Clock”, IEEE Journal of Solid-State Circuits, pp.1156-1160, 1997. J. Savoj, B. Razavi, “A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half Rate Linear Phase Detector,” IEEE Journal of Solid-State Circuits, Vol.36, pp.761-768, May 2001 * * High output jitter Nonlinearity for non-uniform data Disadvantages Less sensitive to data patterns Small output jitter Advantages Bang-Bang PD Linear PD *