Ramon Chips RadSafe and J2K European Space Agency拉蒙芯片辐射安全和J2K 欧洲空间局.pptVIP

下载本文档

12
0
约2.83千字
约 17页
2017-03-08 发布于上海
举报
版权申诉

Ramon Chips RadSafe and J2K European Space Agency拉蒙芯片辐射安全和J2K 欧洲空间局.ppt

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

Ramon Chips RadSafe and J2K European Space Agency拉蒙芯片辐射安全和J2K 欧洲空间局

Ramon Chips Rad-Tolerant design of all-digital DLL Tuvia Liran [tuvia@ ] Ran Ginosar [ran@ ] Dov Alon [dov@ ] Ramon-Chips Ltd., Israel Ramon Chips is named in memory of Col. Ilan Ramon, Israeli astronaut who died on board the Columbia space shuttle, 1/2/2003 Ramon Chips * Outline Issues with analog DLL/PLL All-digital DLL (ADDLL) architecture Radiation hardening of ADDLL Applications of ADDLL Integration of ADDLL in SOC Future developments * Issues with analog PLL Issues: Sensitive to TID of analog Might un-lock due to SET Accumulate phase error due to SET Might miss cycle due to SET Sensitive to process, voltage, temperature * All-digital DLL concept Standard cell based logic Operates at wide range of process, voltage temperature Timing is controlled by logic Fast locking / immediate re-locking Low jitter – typically 1% of CLKREF period DCDL operation * Gross tuning of delay Fine tuning of delay DCDL response to control code * Radiation hardening of ADDLL Key radiation hazards: TID SEL Phase error due to SE Clock spike due to SET Reset/re-configure due to SEU/SET RH mitigation techniques The use of RadSafeTM std. cells – immunity to TID SEL Use of SEP flip-flops mitigates SEU – immunity to change in control Glitch filtering at each DCDL stage – mitigates SET spikes Requirements for double sampling of reset – mitigates SET in reset/load * Advantages of ADDLL Voltage range – as logic core Temperature range – as logic core Lock time – limited # of cycles Re-locking time – immediate Standby power – zero Dynamic power – very low Bursts of clocks - enabled Control of slave delay lines - enabled Area – very small Floor planning – anywhere in the chip / I/O strip Immunity to Soft-Errors - Optional * ADDLL in RadSafeTM library * * All-digital DLL cores Three DLL cores for 3 frequency ranges Locking guaranteed 0.05 mm2/core 8 mW/core @0.18u Highly protected from radiation effects Can be placed anywhere in the core Powered by core supply lines ADDLL applicatio