惯导多模式输出模拟系统研究-控制理论与控制工程专业论文.docxVIP

惯导多模式输出模拟系统研究-控制理论与控制工程专业论文.docx

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
INS INS System for multi—mode analog output Discipline:Control Theory and Control Engineering Student Signature: 伽喈防九 砂纸似们 Supervisor Signature: Abstract In order to provide the required test data for test inertial navigation,a multi mode output simulation system based on FPGA is designed for a variety of INS component products tests output signal.The realization of sets of 48-pulse output signal INS components to simulate,capable of 8 sets of serial data output from the analog INS components,and can complete the pulse signal into 4 sets of 48 INS component output is 4-way serial data transmitted.System increases NC current source input mode when the 48。pulse signal output.The frequency of the pulse output through interactive interface designed to adjust,and you can set the length in bytes of 8-way serial port to send data,the time interval between each f.r锄e of data,the baud rate and change the size of the transmission of content,and display these parameters on LCD. In this paper,the entire multi.mode output inertial navigation simulation system has been elaborated bv the hardware circuit design and sottware design.This design use EP2C8Q208C8 of FPGA chip as the control system chip,and complete chip peripheral circuit design.48 pulse signal output using ULN2803 and 74LVC4245 for two level processing,to achieve the purpose of improving the load capacity of the pulse.8 serial port hardware circuit use MAX3232 and MAX488 chip to complete the design of RS.232 or RS-422 interface circuit,through the switch to switch,complete the choice of serial port interface mode.Internal logic module design of FPGA use Quartus II software as a development platform,using a logic programming language Verilog hardware design DDS signal generator to structure 48.pulse module and 8-channel serial port module.48一pulse signal output by the system use multi-period synchronous 万方数据 frequency frequency measurement method to measure,verify the accuracy of DDS Signal Generator and c

您可能关注的文档

文档评论(0)

peili2018 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档