- 1、本文档共39页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Code Generation
Lecture 12
Prof. Aiken CS 143 Lecture 12 1
Lecture Outline
• Topic 1: Basic Code Generation
– The MIPS assembly language
– A simple source language
– Stack-machine implementation of the simple
language
• Topic 2: Code Generation for Objects
Prof. Aiken CS 143 Lecture 12 2
From Stack Machines to MIPS
• The compiler generates code for a stack
machine with accumulator
• We want to run the resulting code on the
MIPS processor (or simulator)
• We simulate stack machine instructions using
MIPS instructions and registers
Prof. Aiken CS 143 Lecture 12 3
Simulating a Stack Machine…
• The accumulator is kept in MIPS register $a0
• The stack is kept in memory
– The stack grows towards lower addresses
– Standard convention on the MIPS architecture
• The address of the next location on the stack
is kept in MIPS register $sp
– The top of the stack is at address $sp + 4
Prof. Aiken CS 143 Lecture 12 4
MIPS Assembly
MIPS architecture
– Prototypical Reduced Instruction Set Computer
(RISC) architecture
– Arithmetic operations use registers for operands
and results
– Must use load and store instructions to use
operands and results in memory
– 32 general purpose registers (32 bits each)
• We will use $sp, $a0 and $t1 (a temporary register)
• Read the SPIM documentation for details
Prof. Aiken CS 143 Lecture 12 5
A Sample of MIPS Instructions
– lw reg offset(reg )
1 2
• Load 32-bit word from address reg2 + offset into reg1
– add reg1 reg2 reg3
• reg ← reg + reg
1 2 3
– sw
文档评论(0)