Asynchronous Serial Interface (ASI) MegaCore Function

User Guide

The ASI MegaCore function is scheduled for product obsolescence and discontinued support as described in PDN1306. Therefore, Altera does not recommend use of this IP in new designs. For more information about Altera's current IP offering, refer to Altera's Intellectual Property website.

101 Innovation Drive
San Jose, CA 95134
www.altera.com

UG-ASI0106-13.1

Document last updated for Altera Complete Design Suite version: 13.1
Document publication date: January 2014

Feedback Subscribe

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off. and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

QUALITY
ISO 9001:2008
NSAI Certified

Contents

Chapter 1. About This MegaCore Function

Release Information . . . 1–1
Device Family Support . . . 1–1
Features . . . 1–2
General Description . . . 1–2
MegaCore Verification . . . 1–2
Resource Utilization . . . 1–3
Installation and Licensing . . . 1–3
OpenCore Plus Evaluation . . . 1–4
OpenCore Plus Time-Out Behavior . . . 1–5

Chapter 2. Getting Started

Design Flow . . . 2–1
Specify Parameters . . . 2–1
Simulate the Design . . . 2–3
Simulate with IP Functional Simulation Models . . . 2–3
Simulate with the ModelSim Simulator . . . 2–4
Simulating in Third-Party Simulation Tools Using NativeLink . . . 2–4
Compile the Design and Program a Device . . . 2–5

Chapter 3. Parameter Settings

Chapter 4. Functional Description

Transmitter . . . 4–1
8B10B Encoder . . . 4–1
Transceiver . . . 4–1
Serializer . . . 4–2
GX Transceivers . . . 4–2
Receiver . . . 4–2
Transceiver . . . 4–2
Deserializer . . . 4–3
GX Transceiver . . . 4–3
Oversampling Interface . . . 4–3
Word Aligner . . . 4–3
8B10B Decoder . . . 4–3
Synchronization State Machine . . . 4–4
Packet Synchronization . . . 4–4
Testbench . . . 4–5
Signals . . . 4–5

Appendix A. Constraints

Introduction . . . A–1
Constraint Design With TimeQuest Timing Analyzer . . . A–1
Specify Clock Characteristics . . . A–2
Define the Setup and Hold Relationship between the 135-MHz Clocks and the 337.5-MHz zero-degree Clocks . . . A–2
Specify Clocks that are Exclusive or Asynchronous . . . A–3
Minimize Timing Skew . . . A–3

Additional Information

Document Revision History Info–1
How to Contact Altera Info–1
Typographic Conventions Info–2

1. About This MegaCore Function

The Altera® Asynchronous Serial Interface (ASI) MegaCore® function implements a receiver or transmitter digital video broadcast asynchronous serial interface (DVB-ASI) that transports MPEG-2 packets over copper-based cables or optical networks. DVB-ASI is used as a serial link between equipment in broadcast facilities.

Release Information

Table 1–1 provides information about this release of the ASI MegaCore function.

Table 1–1. Release Information

Item	Description
Version	13.1
Release Date	November 2013
Ordering Code	IP-ASI
Product ID	00B9
Vendor ID	6AF7

For more information about this release, refer to the *MegaCore IP Library Release Notes and Errata*.

Altera verifies that the current version of the Quartus® II software compiles the previous version of each MegaCore function. The *MegaCore IP Library Release Notes and Errata* report any exceptions to this verification. Altera does not verify compilation with MegaCore function versions older than one release.

Device Family Support

MegaCore functions provide the following support for Altera device families:

- *Preliminary support*—Altera verifies the IP core with preliminary timing models for this device family. The core meets all functional requirements, but might still be undergoing timing analysis for the device family. It can be used in production designs with caution.
- *Final support*—Altera verifies the IP core with final timing models for this device family. The core meets all functional and timing requirements for the device family and can be used in production designs.

Table 1–2 shows the level of support offered by the ASI MegaCore function to each Altera device family.

Table 1–2. Device Family Support (Part 1 of 2)

Device Family	Support
Arria® II GX	Preliminary
Cyclone® III	Final

以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：https://d.book118.com/157051024201006141