

Open vSwitch - Optimized Deployment Benchmark

Authors

Ian Stokes
Marko Kovacevic
Harry van Haaren
Cian Ferriter
Abhishek Khade

1 Introduction

This benchmark report presents the throughput performance improvements achievable for various deployments and configurations of [Open vSwitch \(OVS\)](#) with the [Data Plane Development Kit \(DPDK\)](#) for a given use case.

The configuration and deployments demonstrate some of the latest Intel® architecture technology advancements, such as migration between 2nd and 3rd Gen Intel® Xeon® Scalable processors, which include additional CPU capabilities such as Intel® Speed Select Technology – Base Frequency (Intel® SST-BF), Intel® Advanced Vector Extensions 512 (Intel® AVX-512) software optimizations within both OVS and DPDK, as well as external software optimizations that impact OVS throughput performance, such as Virtual I/O Device (VIRTIO) version 1.1. In addition to the features mentioned, further upcoming Intel® AVX-512 optimizations are also demonstrated.

The performance improvements for these features are presented both individually as well as collectively. An outline of future performance enhancements in both hardware and software that are not yet merged as part of the OVS codebase are also discussed.

This guide is written for network administrators who want to use OVS DPDK with Intel® Architecture-based deployments, specifically to demonstrate the performance gains expected with the features highlighted. It is not intended as a user configuration guide.

This document is part of the Network Transformation Experience Kit, which is available at <https://networkbuilders.intel.com/network-technologies/network-transformation-experience-kits>.

NOTE: The general information contained within this document applies to both the 3rd Generation Intel® Xeon® Scalable processor and the Intel® Xeon® D processor. However, please note that the performance, configurations, and feature set in this document apply specifically to the 3rd Gen Intel® Xeon® Scalable processor and may vary for the Intel® Xeon® D processor.

Table of Contents

1	Introduction	1
1.1	Terminology	4
1.2	Reference Documentation	4
2	Overview	5
3	Topology	6
4	Ingredients	7
4.1	Hardware Bill of Materials.....	7
4.2	Software Bill of Materials	8
5	Deployment Details.....	8
5.1	2nd Generation Intel® Xeon® Scalable Processor	8
5.2	3rd Gen Intel® Xeon® Scalable Processor	8
5.3	2nd Gen Intel® Xeon® Scalable Processor + Intel® SST-BF.....	8
5.4	3rd Gen Intel® Xeon® Scalable Processor + Intel® SST-BF.....	8
5.5	3rd Gen Intel® Xeon® Scalable Processor with Intel® SST-BF + VIRTIO 1.1.....	8
5.6	3rd Gen Intel® Xeon® Scalable Processor with Intel® SST-BF + DPCLS Intel® AVX-512	9
5.7	3rd Gen Intel® Xeon® Scalable Processor with Intel® SST-BF + VIRTIO 1.1 + DPCLS Intel® AVX-512 + Intel® AVX-512 Vector ICE PMD ..	9
5.8	3rd Gen Intel® Xeon® Scalable Processor with Intel® SST-BF + VIRTIO 1.1 + DPCLS Intel® AVX-512 + Intel® AVX-512 Vector ICE PMD + DPIF/MFEX Patches	9
6	Results	9
6.1	2nd Gen Intel® Xeon® Scalable Processor	10
6.2	3rd Generation Intel® Xeon® Scalable Processor	10
6.3	2nd Gen Intel® Xeon® Scalable Processor + Intel® SST-BF.....	12
6.4	3rd Gen Intel® Xeon® Scalable Processor + Intel® SST-BF.....	12
6.5	3rd Gen Intel® Xeon® Scalable Processor with Intel® SST-BF + VIRTIO 1.1.....	14
6.6	3rd Gen Intel® Xeon® Scalable Processor with Intel® SST-BF + VIRTIO 1.1 + DPCLS Intel® AVX-512 + Intel® AVX-512 Vector ICE PMD (Upstream Features)	15
6.7	3rd Gen Intel® Xeon® Scalable Processor with Intel® SST-BF + VIRTIO 1.1 + DPCLS Intel® AVX-512 + Intel® AVX-512 Vector ICE PMD + DPIF/MFEX Patches (Burst)	16
6.8	3rd Gen Intel® Xeon® Scalable Processor with Intel® SST-BF + VIRTIO 1.1 + DPCLS Intel® AVX-512 + Intel® AVX-512 Vector ICE PMD + DPIF/MFEX Patches (Scatter vs. Burst)	18
7	Future Work	18
7.1	Intel® AVX-512 DPIF for Inner	18
7.2	Intel® AVX-512 MFEX for Inner.....	19
7.3	Intel® AVX-512 Action Implementations	19
7.4	Intel® AVX-512 EMC/SMC.....	19
7.5	Intel® DSA Integration with OVS.....	19
8	Summary	19

Figures

Figure 1.	Topology Diagram	6
Figure 2	Throughput in Mbps Achievable for 2nd Gen Intel Xeon Scalable Processor	10
Figure 3	Throughput in Mbps Achievable for 3rd Gen Intel Xeon Scalable Processor	10
Figure 4	Comparison of Throughputs for 2nd Gen and 3rd Gen Intel Xeon Scalable Processors.....	11
Figure 5	Throughput in Mbps achievable for 2nd Gen Intel Xeon Scalable Processor + Intel® SST-BF	12
Figure 6	Throughput in Mbps achievable for 3rd Gen Intel Xeon Scalable Processor + Intel® SST-BF	12
Figure 7	Comparison of 2nd and 3rd Gen Intel Xeon Scalable Processors, both + Intel® SST-BF	13
Figure 8	Throughput in Mbps Achievable for 3rd Gen Intel Xeon Scalable Processor + Intel® SST-BF + VIRTIO 1.1	14
Figure 9	Comparison of 3rd Gen Intel Xeon Scalable Processor Throughput When Using Intel SST-BF With and Without VIRTIO 1.1.....	14
Figure 10	Throughput in Mbps Achievable for 3rd Gen Intel Xeon Scalable Processor + Intel® SST-BF + Available Upstream Features.....	15
Figure 11	Throughput in Mbps Achievable for 3rd Gen Intel Xeon Scalable Processor + Intel® SST-BF + Available Upstream Features + DPIF/MFEX Patches	16
Figure 12	Comparison of 3rd Gen Intel Xeon Scalable Processor + SST-BF + Upstream Features with and without DPIX/MFEX Patches.....	16
Figure 13	Comparison of Throughput of 3rd Gen Intel Xeon Scalable Processor With and Without All Optimizations.....	17
Figure 14	Comparison of 3rd Gen Intel Xeon Scalable Processor with All Optimizations Using Scatter and Burst Traffic Patterns	18
Figure 15	Performance Gain Achievable via 2nd Gen to 3rd Gen and Software Optimizations.....	20

Tables

Table 1. Terminology4

Table 2. Reference Documents.....4

Table 3. Hardware Bill of Materials.....7

Table 4. Software Bill of Materials8

Table 5. Comparison of 2nd Gen Intel Xeon Scalable Processor and 3rd Gen Intel Xeon Scalable Processor Throughput and Performance Gain from Gen on Gen Migration..... 11

Table 6. Comparison of 2nd Gen Intel Xeon Scalable Processor and 3rd Gen Intel Xeon Scalable Processor Throughput when Using Intel SST-BF..... 13

Table 7. Comparison of 3rd Gen Intel Xeon Scalable Processor Throughput When Using Intel SST-BF With and Without VIRTIO 1.1..... 15

Table 8. Comparison of 3rd Gen Intel Xeon Scalable Processor With Intel SST-BF + Available Upstream Features with and without DPIF/MFEX patches 17

Table 9. Comparison of 3rd Gen Intel Xeon Scalable Processor With and Without All Optimizations 17

Table 10. Comparison of 3rd Gen Intel Xeon Scalable Processor With Optimizations Using Scatter and Burst Benchmark Traffic Configuration. 18

Document Revision History

REVISION	DATE	DESCRIPTION
001	April 2021	Initial release.
002	February 2022	Added a note regarding Intel® Xeon® D processor in the Introduction section.

1.1 Terminology

Table 1. Terminology

ABBREVIATION	DESCRIPTION
DPDK	Data Plane Development Kit (DPDK)
DPIF	DataPath InterFace, OVS datapath component that represents the software datapath as a whole
DPCLS	Datapath Classifier, OVS software datapath component that performs wildcard packet matching
EMC	Exact Match Cache, OVS software datapath component that performs exact packet matching
IA	Intel Architecture
IP	Internet Protocol
MFEX	Miniflow Extract
NIC	Network Interface Card
OVS	Open vSwitch
PMD	Poll Mode Driver
SMC	Signature Match Cache, OVS software datapath component that performs wildcard packet matching
SST	Intel® Speed Select Technology
SST-BF	Intel® Speed Select Technology – Base Frequency (Intel® SST-BF)
TEP	Tunnel Endpoint
VXLAN	Virtual Extensible LAN

1.2 Reference Documentation

Table 2. Reference Documents

REFERENCE	SOURCE
Applying SIMD Optimizations to the OVS Datapath Classifier (OVS Conference, 2018)	https://youtu.be/5-MDlpUIOBE
Next steps for higher performance of the software data plane in OVS (OVS Conference, 2019)	https://youtu.be/x0bOpojnpmU
Next steps for even higher performance of the SW Datapath in OVS (OVS Conference, 2020)	https://youtu.be/5dWyPxiXEhg
Intel® Xeon® Gold 6252N Processor	https://ark.intel.com/content/www/us/en/ark/products/193951/intel-xeon-gold-6252n-processor-35-75m-cache-2-30-ghz.html
3rd Generation Intel® Xeon® Scalable Processors	https://ark.intel.com/content/www/us/en/ark/products/series/204098/3rd-generation-intel-xeon-scalable-processors.html
Intel® Speed Select Technology – Base Frequency - Enhancing Performance Application Note	https://builders.intel.com/docs/networkbuilders/intel-speed-select-technology-base-frequency-enhancing-performance.pdf
Intel® Speed Select Technology – Base Frequency Priority CPU Management for Open vSwitch (OVS) Application Note	https://builders.intel.com/docs/networkbuilders/intel-speed-select-technology-base-frequency-priority-cpu-management-for-open-vswitch.pdf
What's new in VIRTIO 1.1	https://www.dpdk.org/wp-content/uploads/sites/35/2018/09/virtio-1.1_v4.pdf
Virtual I/O Device (VIRTIO) Version 1.1	https://docs.oasis-open.org/virtio/virtio/v1.1/csprd01/virtio-v1.1-csprd01.html
OVS Datapath Classifier Performance	https://docs.openvswitch.org/en/latest/topics/dpdk/bridge/#datapath-classifier-performance
OVS Enabling AVX-512	https://docs.openvswitch.org/en/latest/intro/install/dpdk/#possible-issues-when-enabling-avx512
ICE Vector PMD	https://doc.dpdk.org/guides-20.11/nics/ice.html#vector-pmd
Introducing the Intel® Data Streaming Accelerator (Intel® DSA)	https://01.org/blogs/2019/introducing-intel-data-streaming-accelerator
OVS-DPDK Datapath Classifier	https://software.intel.com/content/www/us/en/develop/articles/ovs-dpdk-datapath-classifier.html

以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：<https://d.book118.com/228044056143006116>