



NCO IP Core

User Guide

Updated for Intel® Quartus® Prime Design Suite: **17.1**

Contents


1. About the NCO IP Core.....	3
1.1. Intel® DSP IP Core Features.....	3
1.2. NCO IP Core Features.....	4
1.3. DSP IP Core Device Family Support.....	4
1.4. NCO IP Core MegaCore Verification.....	5
1.5. NCO IP Core Release Information.....	6
1.6. NCO IP Core Performance and Resource Utilization.....	6
2. NCO IP Core Getting Started.....	7
2.1. Installing and Licensing Intel FPGA IP Cores.....	7
2.1.1. Intel FPGA IP Evaluation Mode.....	7
2.1.2. NCO IP Core Intel FPGA IP Evaluation Mode Timeout Behavior.....	10
2.2. IP Catalog and Parameter Editor.....	10
2.3. Generating IP Cores (Intel Quartus Prime Pro Edition).....	11
2.3.1. IP Core Generation Output (Intel Quartus Prime Pro Edition).....	13
2.4. Simulating Intel FPGA IP Cores.....	15
3. NCO IP Core Functional Description.....	16
3.1. NCO IP Core Architectures.....	17
3.1.1. Large ROM Architecture.....	17
3.1.2. Small ROM Architecture.....	17
3.1.3. CORDIC Architecture.....	18
3.1.4. Multiplier-Based Architecture.....	19
3.2. Multichannel NCOs.....	20
3.3. Frequency Hopping.....	20
3.4. Phase Dithering.....	21
3.5. Frequency Modulation.....	22
3.6. Phase Modulation.....	22
3.7. NCO IP Core Parameters.....	22
3.7.1. Architecture Parameters.....	22
3.7.2. Frequency Parameters.....	23
3.7.3. Optional Ports Parameters.....	23
3.8. NCO IP Core Interfaces and Signals.....	24
3.8.1. Avalon-ST Interfaces in DSP IP Cores.....	24
3.8.2. NCO IP Core Signals.....	24
3.8.3. NCO IP Core Timing Diagrams.....	25
A. NCO IP Core User Guide Document Archives.....	28
5. Document Revision History.....	29

1. About the NCO IP Core

The Altera® NCO IP core generates numerically controlled oscillators (NCOs) customized for Intel devices. A numerically controlled oscillator (NCO) synthesizes a discrete-time, discrete-valued representation of a sinusoidal waveform.

Typically, you can use NCOs in communication systems as quadrature carrier generators in I-Q mixers, in which baseband data is modulated onto the orthogonal carriers in one of a variety of ways.

Figure 1. Simple Modulator



You can also use NCOs in all-digital phase-locked-loops (PLLs) for carrier synchronization in communications receivers, or as standalone frequency shift keying (FSK) or phase shift keying (PSK) modulators. In these applications, the phase or the frequency of the output waveform varies directly according to an input data stream.

You can implement ROM-based, CORDIC-based, and multiplier-based NCO architectures,. The wizard also includes time and frequency domain graphs that dynamically display the functionality of the NCO, based on your parameter settings.

To decide which NCO implementation to use, consider the spectral purity, frequency resolution, performance, throughput, and required device resources. Also, consider the trade-offs between some or all of these parameters.

1.1. Intel® DSP IP Core Features

- Avalon® Streaming (Avalon-ST) interfaces
- DSP Builder for Intel® FPGAs ready
- Testbenches to verify the IP core
- IP functional simulation models for use in Intel-supported VHDL and Verilog HDL simulators

1.2. NCO IP Core Features

- 32-bit precision for angle and magnitude
- Source interface compatible with the *Avalon Interface Specification*
- Multiple NCO architectures:
 - Multiplier-based implementation using DSP blocks or logic elements (LEs), (single cycle and multi-cycle)
 - Parallel or serial CORDIC-based implementation
 - ROM-based implementation using embedded array blocks (EABs), embedded system blocks (ESBs), or external ROM
- Single or dual outputs (sine/cosine)
- Variable width frequency modulation input
- Variable width phase modulation input
- User-defined frequency resolution, angular precision, and magnitude precision
- Frequency hopping
- Multichannel capability
- Simulation files and architecture-specific testbenches for VHDL and Verilog HDL
- Dual-output oscillator and quaternary frequency shift keying (QFSK) modulator example designs

1.3. DSP IP Core Device Family Support

Intel offers the following device support levels for Intel FPGA IP cores:

- Advance support—the IP core is available for simulation and compilation for this device family. FPGA programming file (.pof) support is not available for Quartus Prime Pro Stratix 10 Edition Beta software and as such IP timing closure cannot be guaranteed. Timing models include initial engineering estimates of delays based on early post-layout information. The timing models are subject to change as silicon testing improves the correlation between the actual silicon and the timing models. You can use this IP core for system architecture and resource utilization studies, simulation, pinout, system latency assessments, basic timing assessments (pipeline budgeting), and I/O transfer strategy (data-path width, burst depth, I/O standards tradeoffs).
- Preliminary support—Intel verifies the IP core with preliminary timing models for this device family. The IP core meets all functional requirements, but might still be undergoing timing analysis for the device family. You can use it in production designs with caution.
- Final support—Intel verifies the IP core with final timing models for this device family. The IP core meets all functional and timing requirements for the device family. You can use it in production designs.


Table 1. DSP IP Core Device Family Support

Device Family	Support
Arria® II GX	Final
Arria II GZ	Final
continued...	

Device Family	Support
Arria V	Final
Intel Arria 10	Final
Cyclone® IV	Final
Cyclone V	Final
Intel Cyclone 10	Final
Intel MAX® 10 FPGA	Final
Stratix® IV GT	Final
Stratix IV GX/E	Final
Stratix V	Final
Intel Stratix 10	Advance
Other device families	No support

1.4. NCO IP Core MegaCore Verification

Figure 2. Regression Flow



以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：<https://d.book118.com/248052125143006116>