

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/viddec
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated

Read This First

About This Manual

This manual describes the features and operation of the analog-to-digital converter (ADC) that is available on the TMS320x280x digital signal processors (DSPs).

Notational Conventions

This document uses the following conventions.

- The device number TMS320x280x is often abbreviated as 280x.
- In most cases, hexadecimal numbers are shown with the suffix h. For example, the following number is a hexadecimal 40 (decimal 64):

40h

Similarly, binary numbers often are shown with the suffix b. For example, the following number is the decimal number 4 shown in binary form:

0100b

- If a signal or pin is active low, it has an overbar. For example, the $\overline{\text{RESET}}$ signal is active low.

Related Documentation From Texas Instruments

The following documents describe the 280x devices and related support tools. Copies of these documents are available on the Internet at www.ti.com.

TMS320C28x DSP CPU and Instruction Set Reference Guide (literature number SPRU430) describes the central processing unit (CPU) and the assembly language instructions of the TMS320C28x™ fixed-point digital signal processors (DSPs). It also describes emulation features available on these DSPs.

TMS320F2801, TMS320F2806, TMS320F2808 Digital Signal Processors (literature number SPRS230) data sheet contains the pinout, signal descriptions, as well as electrical and timing specifications for the F280x devices.

TMS320x280x Boot ROM Reference Guide (literature number SPRU722) describes the purpose and features of the bootloader (factory-programmed boot-loading software). It also describes other contents of the device on-chip boot ROM and identifies where all of the information is located within that memory.

TMS320x281x, 280x Enhanced Controller Area Network (eCAN) Reference Guide (literature number SPRU074) describes the eCAN that uses established protocol to communicate serially with other controllers in electrically noisy environments. With 32 fully configurable mailboxes and time-stamping feature, the eCAN module provides a versatile and robust serial communication interface. The eCAN module implemented in the C28x DSP is compatible with the CAN 2.0B standard (active).

TMS320x281x, 280x Peripheral Reference Guide (literature number SPRU566) describes the peripheral reference guides of the 28x digital signal processors (DSPs).

TMS320x281x, 280x Serial Communication Interface (SCI) Reference Guide (literature number SPRU051) describes the SCI that is a two-wire asynchronous serial port, commonly known as a UART. The SCI modules support digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format.

TMS320x281x, 280x Serial Peripheral Interface (SPI) Reference Guide (literature number SPRU059) describes the SPI – a high-speed synchronous serial input/output (I/O) port that allows a serial bit stream of programmed length (one to sixteen bits) to be shifted into and out of the device at a programmed bit-transfer rate. The SPI is used for communications between the DSP controller and external peripherals or another controller.

TMS320x280x System Control and Interrupts Reference Guide (literature number SPRU712) describes the various interrupts and system control features of the 280x digital signal processors (DSPs).

The TMS320C28x Instruction Set Simulator Technical Overview (literature number SPRU608) describes the simulator, available within the Code Composer Studio for TMS320C2000 IDE, that simulates the instruction set of the C28x core.

TMS320x280x Enhanced Quadrature Encoder Pulse (eQEP) Reference Guide (literature number SPRU790) describes the eQEP module, which is used for interfacing with a linear or rotary incremental encoder to get

position, direction, and speed information from a rotating machine in high performance motion and position control systems. It includes the module description and registers.

TMS320x280x Inter-Integrated Circuit (I²C) Reference Guide (literature number SPRU721) describes the features and operation of the inter-integrated circuit (I²C) module that is available on the TMS320x280x digital signal processor (DSP). The I²C module provides an interface between one of these DSPs and devices compliant with Philips Semiconductors Inter-IC bus (I²C-bus) specification version 2.1 and connected by way of an I²C-bus.

TMS320x280x Enhanced Capture (eCAP) Module Reference Guide (literature number SPRU807) describes the enhanced Capture Module. It includes the module description and registers.

TMS320x280x Enhanced Pulse Width Modulator (ePWM) Module Reference Guide (literature number SPRU791). The PWM peripheral is an essential part of controlling many of the power related systems found in both commercial and industrial equipments. This guide describes the main areas that include digital motor control, switch mode power supply control, UPS (uninterruptable power supplies), and other forms of power conversion. The PWM peripheral can be considered as performing a DAC function, where the duty cycle is equivalent to a DAC analog value, it is sometimes referred to as a Power DAC.

TMS320C28x DSP/BIOS Application Programming Interface (API) Reference Guide (literature number SPRU625) describes development using DSP/BIOS.

3.3 V DSP for Digital Motor Control Application Report (literature number SPRA550). New generations of motor control digital signal processors (DSPs) lower their supply voltages from 5 V to 3.3 V to offer higher performance at lower cost. Replacing traditional 5-V digital control circuitry by 3.3-V designs introduce no additional system cost and no significant complication in interfacing with TTL and CMOS compatible components, as well as with mixed voltage ICs such as power transistor gate drivers. Just like 5-V based designs, good engineering practice should be exercised to minimize noise and EMI effects by proper component layout and PCB design when 3.3-V DSP, ADC, and digital circuitry are used in a mixed signal environment, with high and low voltage analog and switching signals, such as a motor control system. In addition, software techniques such as Random PWM method can be used by special features of the Texas Instruments (TI) TMS320x24xx DSP controllers to significantly reduce noise

effects caused by EMI radiation.

This application report reviews designs of 3.3-V DSP versus 5-V DSP for low HP motor control applications. The application report first describes a scenario of a 3.3-V-only motor controller indicating that for most applications, no significant issue of interfacing between 3.3 V and 5 V exists. Cost-effective 3.3-V – 5-V interfacing techniques are then discussed for the situations where such interfacing is needed. On-chip 3.3-V ADC versus 5-V ADC is also discussed. Sensitivity and noise effects in 3.3-V and 5-V ADC conversions are addressed. Guidelines for component layout and printed circuit board (PCB) design that can reduce system's noise and EMI effects are summarized in the last section.

Trademarks

TMS320, TMS320C2000, TMS320C28x, and C28x are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

Contents

1	Analog-to-Digital Converter (ADC)	1-1
	<i>Describes the analog-to-digital converter (ADC).</i>	
1.1	Features	1-2
1.2	Autoconversion Sequencer Principle of Operation	1-6
1.2.1	Sequential Sampling Mode	1-7
1.2.2	Simultaneous Sampling Mode	1-8
1.2.3	Simultaneous Sampling Dual Sequencer Mode Example	1-12
1.2.4	Simultaneous Sampling Cascaded Sequencer Mode Example	1-13
1.3	Uninterrupted Autosequenced Mode	1-14
1.3.1	Sequencer Start/Stop Mode (Sequencer Start/Stop Operation With Multiple Time-Sequenced Triggers)	1-16
1.3.2	Simultaneous Sampling Mode	1-18
1.3.3	Input Trigger Description	1-19
1.3.4	Interrupt Operation During Sequenced Conversions	1-19
1.4	ADC Clock Prescaler	1-23
1.4.1	ADC-module clock and sample rate	1-23
1.5	Low-Power Modes	1-25
1.6	Power-up Sequence	1-26
1.7	Sequencer Override Feature	1-27
1.8	Internal/External Reference Voltage Selection	1-29
1.9	Offset Error Correction	1-30
2	ADC Registers	2-1
	<i>Describes the ADC registers and bit descriptions.</i>	
2.1	ADC Control Registers	2-2
2.2	Maximum Conversion Channels Register (ADCMAXCONV)	2-10
2.3	Autosequence Status Register (ADCASEQSR)	2-12
2.4	ADC Status and Flag Register (ADCST)	2-14
2.5	ADC Reference Select Register (ADCREFSEL)	2-16
2.6	ADC Offset Trim Register (ADCOFFTRIM)	2-17
2.7	ADC Input Channel Select Sequencing Control Registers	2-18
2.8	ADC Conversion Result Buffer Registers (ADCRESULTn)	2-20

Figures

1-1.	Block Diagram of the ADC Module	1-3
1-2.	Sequential Sampling Mode (SMODE = 0)	1-7
1-3.	Simultaneous Sampling Mode (SMODE=1)	1-8
1-4.	Block Diagram of Autosequenced ADC in Cascaded Mode	1-9
1-5.	Block Diagram of Autosequenced ADC With Dual Sequencers	1-10
1-6.	Flow Chart for Uninterrupted Autosequenced Mode	1-15
1-7.	Example of ePWM Triggers to Start the Sequencer	1-17
1-8.	Interrupt Operation During Sequenced Conversions	1-22
1-9.	ADC Core Clock and Sample-and-Hold (S/H)Clock	1-23
1-10.	Clock Chain to the ADC	1-23
1-11.	External Bias for External Reference	1-29
1-12.	Flow Chart of Offset Error Correction Process	1-30
1-13.	Ideal Code Distribution of Sampled 0-V Reference	1-31
2-1.	ADC Control Register 1 (ADCTRL1) (Address Offset 00h)	2-2
2-2.	ADC Control Register 2 (ADCTRL2) (Address Offset 01h)	2-4
2-3.	ADC Control Register 3 (ADCTRL3)(Address Offset 18h)	2-8
2-4.	Maximum Conversion Channels Register (ADCMAXCONV) (Offset Address 02h)	2-10
2-5.	Autosequence Status Register (ADCASEQSR) (Address Offset 07h)	2-12
2-6.	ADC Status and Flag Register (ADCST) (Address Offset 19h)	2-14
2-7.	ADC Reference Select Register (ADCREFSEL) (Address Offset 0x1C)	2-16
2-8.	ADC Offset Trim Register (ADCOFFTRIM) (Address Offset 0x1D)	2-17
2-9.	ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQ1) (Address Offset 03h)	2-18
2-10.	ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQ2) (Address Offset 04h)	2-18
2-11.	ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQ3) (Address Offset 05h)	2-18
2-12.	ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQ4) (Address Offset 06h)	2-18
2-13.	ADC Conversion Result Buffer Registers (ADCRESULTn) – (Addresses 0x7108–0x7117)	2-20
2-14.	ADC Conversion Result Buffer Registers (ADCRESULTn) – (Addresses 0x0B00–0x0B0F)	2-20

Tables

1-1.	ADC Registers	1-4
1-2.	Comparison of Single and Cascaded Operating Modes	1-11
1-3.	Values for ADCCHSELSEQn Registers (MAX CONV1 set to 6)	1-14
1-4.	Values for ADCCHSELSEQn (MAX CONV1 set to 2)	1-17
1-5.	Power Options	1-25
2-1.	ADC Control Register 1 (ADCTRL1) Field Descriptions	2-2
2-2.	ADC Control Register 2 (ADCTRL2) Field Descriptions	2-5
2-3.	ADC Control Register 3 (ADCTRL3) Field Descriptions	2-8
2-4.	Maximum Conversion Channels Register (ADCMAXCONV) Field Descriptions	2-10
2-5.	Bit Selections for MAX CONV1 for Various Number of Conversions	2-11
2-6.	Autosequence Status Register (ADCASEQSR) Field Descriptions	2-12
2-7.	ADC Status and Flag Register (ADCST) Field Descriptions	2-14
2-8.	ADC Reference Select Register (ADCREFSEL) Field Descriptions	2-16
2-9.	ADC Offset Trim Register (ADCOFFTRIM) Field Descriptions	2-17
2-10.	CONVnn Bit Values and the ADC Input Channels Selected	2-19

Examples

1-1.	Conversion in Dual-Sequencer Mode Using SEQ1	1-14
1-2.	Sequencer Start/Stop Operation	1-16
1-3.	Clock Chain to the ADC	1-24
1-4.	Negative Offset:	1-30
1-5.	Positive Offset:	1-30
2-1.	ADCMAXCONV Register Bit Programming	2-10

Analog-to-Digital Converter (ADC)

The TMS320x280x™ ADC module is a 12-bit pipelined analog-to-digital converter (ADC). The analog circuits of this converter, referred to as the core in this document, include the front-end analog multiplexers (MUXs), sample-and-hold (S/H) circuits, the conversion core, voltage regulators, and other analog supporting circuits. Digital circuits, referred to as the wrapper in this document, include programmable conversion sequencer, result registers, interface to analog circuits, interface to device peripheral bus, and interface to other on-chip modules.

This reference guide is applicable for the ADC found on the TMS320x280x family of processors. This includes all Flash-based, ROM-based and RAM-based devices within the 280x family.

Topic	Page
1.1 Features	1-2
1.2 Autoconversion Sequencer Principle of Operation	1-6
1.3 Uninterrupted Autosequence Mode	1-14
1.4 ADC Clock Prescaler	1-23
1.5 Low-Power Modes	1-25
1.6 Power-up Sequence	1-26
1.7 Sequencer Override Feature	1-27
1.8 Internal/External Reference Voltage Selection	1-29
1.9 Offset Error Correction	1-30

1.1 Features

The ADC module has 16 channels, configurable as two independent 8-channel modules to service the ePWM modules. The two independent 8-channel modules can be cascaded to form a 16-channel module. Although there are multiple input channels and two sequencers, there is only one converter in the ADC module. Figure 1–1 shows the block diagram of the 280x ADC module.

The two 8-channel modules have the capability to autosequence a series of conversions; each module has the choice of selecting any one of the respective eight channels available through an analog MUX. In the cascaded mode, the autosequencer functions as a single 16-channel sequencer. On each sequencer, once the conversion is complete, the selected channel value is stored in its respective ADCRESULT register. Autosequencing allows the system to convert the same channel multiple times, allowing the user to perform oversampling algorithms. This gives increased resolution over traditional single-sampled conversion results.

Functions of the ADC module include:

- 12-bit ADC core with built-in dual sample-and-hold (S/H)
- Simultaneous sampling or sequential sampling modes
- Analog input: 0 V to 3 V
- Fast conversion time runs at 12.5 MHz, ADC clock, or 6.25 MSPS
- 16-channel, multiplexed inputs
- Autosequencing capability provides up to 16 “autoconversions” in a single session. Each conversion can be programmed to select any 1 of 16 input channels
- Sequencer can be operated as two independent 8-state sequencers or as one large 16-state sequencer (i.e., two cascaded 8-state sequencers)
- Sixteen result registers (individually addressable) to store conversion values

■ The digital value of the input analog voltage is derived by:

$$\begin{aligned} \text{Digital Value} &= 0, && \text{when input} \leq 0 \text{ V} \\ \text{Digital Value} &= 4096 \times \frac{\text{Input Analog Voltage} - \text{ADCLO}}{3}, && \text{when } 0 \text{ V} < \text{input} < 3 \text{ V} \\ \text{Digital Value} &= 4095, && \text{when input} \geq 3 \text{ V} \end{aligned}$$

Note:

Note: All fractional values are truncated.

- ❑ Multiple triggers as sources for the start-of-conversion (SOC) sequence
 - S/W – software immediate start
 - ePWM 1–6
 - GPIO XINT2
- ❑ Flexible interrupt control allows interrupt request on every end-of-sequence (EOS) or every other EOS
- ❑ Sequencer can operate in “start/stop” mode, allowing multiple “time-sequenced triggers” to synchronize conversions
- ❑ ePWM triggers can operate independently in dual-sequencer mode
- ❑ Sample-and-hold (S/H) acquisition time window has separate prescale control

Figure 1–1. Block Diagram of the ADC Module




Table 1–1. ADC Registers

NAME	ADDRESS [†]	ADDRESS [‡]	SIZE (x16)	DESCRIPTION
ADCTRL1	0x7100		1	ADC Control Register 1
ADCTRL2	0x7101		1	ADC Control Register 2
ADCMAXCONV	0x7102		1	ADC Maximum Conversion Channels Register
ADCCHSELSEQ1	0x7103		1	ADC Channel Select Sequencing Control Register 1
ADCCHSELSEQ2	0x7104		1	ADC Channel Select Sequencing Control Register 2
ADCCHSELSEQ3	0x7105		1	ADC Channel Select Sequencing Control Register 3
ADCCHSELSEQ4	0x7106		1	ADC Channel Select Sequencing Control Register 4
ADCASEQSR	0x7107		1	ADC Auto-Sequence Status Register
ADCRESULT0	0x7108	0x0B00	1	ADC Conversion Result Buffer Register 0
ADCRESULT1	0x7109	0x0B01	1	ADC Conversion Result Buffer Register 1
ADCRESULT2	0x710A	0x0B02	1	ADC Conversion Result Buffer Register 2
ADCRESULT3	0x710B	0x0B03	1	ADC Conversion Result Buffer Register 3
ADCRESULT4	0x710C	0x0B04	1	ADC Conversion Result Buffer Register 4
ADCRESULT5	0x710D	0x0B05	1	ADC Conversion Result Buffer Register 5
ADCRESULT6	0x710E	0x0B06	1	ADC Conversion Result Buffer Register 6
ADCRESULT7	0x710F	0x0B07	1	ADC Conversion Result Buffer Register 7
ADCRESULT8	0x7110	0x0B00	1	ADC Conversion Result Buffer Register 8
ADCRESULT9	0x7111	0x0B09	1	ADC Conversion Result Buffer Register 9
ADCRESULT10	0x7112	0x0B0A	1	ADC Conversion Result Buffer Register 10
ADCRESULT11	0x7113	0x0B0B	1	ADC Conversion Result Buffer Register 11
ADCRESULT12	0x7114	0x0B0C	1	ADC Conversion Result Buffer Register 12
ADCRESULT13	0x7115	0x0B0D	1	ADC Conversion Result Buffer Register 13
ADCRESULT14	0x7116	0x0B0E	1	ADC Conversion Result Buffer Register 14
ADCRESULT15	0x7117	0x0B0F	1	ADC Conversion Result Buffer Register 15

[†] The registers in this column are Peripheral Frame 2 registers.

[‡] The ADC result registers are dual mapped in the F280x DSP. Locations in Peripheral Frame 2 (0x7108–0x7117) are 2 wait states and left justified. Locations in Peripheral Frame 0 space (0x0B00–0x0B0F) are 0 wait states and right justified. During high speed/continuous conversion use of the ADC, use the 0 wait state locations to avoid missing ADC conversions.

Table 1–1. ADC Registers (Continued)

NAME	ADDRESS [†]	ADDRESS [‡]	SIZE (x16)	DESCRIPTION
ADCTRL3	0x7118		1	ADC Control Register 3
ADCST	0x7119		1	ADC Status Register
Reserved	0x711A 0x711B		2	
ADCREFSEL	0x711C		1	ADC Reference Select Register
ADCOFFTRIM	0x711D		1	ADC Offset Trim Register
Reserved	0x711E 0x711F		2	ADC Status Register

[†] The registers in this column are Peripheral Frame 2 registers.

[‡] The ADC result registers are dual mapped in the F280x DSP. Locations in Peripheral Frame 2 (0x7108–0x7117) are 2 wait states and left justified. Locations in Peripheral Frame 0 space (0x0B00–0x0B0F) are 0 wait states and right justified. During high speed/continuous conversion use of the ADC, use the 0 wait state locations to avoid missing ADC conversions.

To obtain the specified accuracy of the ADC, proper board layout is very critical. To the best extent possible, traces leading to the ADCINxx pins should not run in close proximity to the digital signal paths. This is to minimize switching noise on the digital lines from getting coupled to the ADC inputs. Furthermore, proper isolation techniques must be used to isolate the ADC module power pins from the digital supply.

1.2 Autoconversion Sequencer Principle of Operation

The ADC sequencer consists of two independent 8-state sequencers (SEQ1 and SEQ2) that can also be cascaded together to form one 16-state sequencer (SEQ). The word “state” represents the number of autoconversions that can be performed with the sequencer. Block diagrams of the single (16-state, cascaded) and dual (two 8-state, separated) sequencer modes are shown in Figure 1–4 and Figure 1–5, respectively.

In both cases, the ADC has the ability to autosequence a series of conversions. This means that each time the ADC receives a start-of-conversion request, it can perform multiple conversions automatically. For every conversion, any one of the available 16 input channels can be selected through the analog mux. After conversion, the digital value of the selected channel is stored in the appropriate result register (ADCRESULTn). (The first result is stored in ADCRESULT0, the second result in ADCRESULT1, and so on). It is also possible to sample the same channel multiple times, allowing the user to perform “over-sampling”, which gives increased resolution over traditional single-sampled conversion results.

Note: Dual-Sequencer Mode

In the sequential sampling dual-sequencer mode, a pending SOC request from either sequencer is taken up as soon as the sequence initiated by the currently active sequencer is completed. For example, assume that the A/D converter is busy catering to SEQ2 when an SOC request from SEQ1 occurs. The A/D converter will start SEQ1 immediately after completing the request in progress on SEQ2. If SOC requests are pending from both SEQ1 and SEQ2, the SOC for SEQ1 has priority. For example, assume that the A/D converter is busy catering to SEQ1. During that process, SOC requests from both SEQ1 and SEQ2 are made. When SEQ1 completes its already active sequence, the SOC request for SEQ1 will be taken up immediately. The SOC request for SEQ2 will remain pending.


The ADC can also operate in simultaneous sampling mode or sequential sampling mode. For each conversion (or pair of conversions in simultaneous sampling mode), the current CONVxx bit field defines the pin (or pair of pins) to be sampled and converted. In sequential sampling mode, all four bits of CONVxx define the input pin. The MSB defines which sample-and-hold buffer the input pin is associated with, and the three LSBs define the offset. For example, if CONVxx contains the value 0101b, ADCINA5 is the selected input pin. If it contains the value 1011b, ADCINB3 is the selected input pin. In simultaneous sampling mode, the MSB of the CONVxx register is discarded. Each sample and hold buffer samples the associated pin given by the offset provided in the three LSBs of the CONVxx register. For instance, if the

CONVxx register contains the value 0110b, ADCINA6 is sampled by S/H-A and ADCINB6 is sampled by S/H-B. If the value is 1001b, ADCINA1 is sampled by S/H-A and ADCINB1 is sampled by S/H-B. The voltage in S/H-A is converted first, followed by the S/H-B voltage. The result of the S/H-A conversion is placed in the current ADCRESULTn register (ADCRESULT0 for SEQ1, assuming the sequencer has been reset). The result of the S/H-B conversion is placed in the next ADCRESULTn register (ADCRESULT1 for SEQ1, assuming the sequencer has been reset). The result register pointer is then increased by two (to point to ADCRESULT2 for SEQ1, assuming the sequencer had originally been reset).

1.2.1 Sequential Sampling Mode

Figure 1–2 shows the timing of sequential sampling mode. In this example, the ACQ_PS3–0 bits are set to 0001b.

Figure 1–2. Sequential Sampling Mode (SMODE = 0)



† ADC channel address contained in [CONV00] 4-bit register; CONV00 for SEQ1 and CONV08 for SEQ2


Legend: C1 – Duration of time for result register update

S – Acquisition window

1.2.2 Simultaneous Sampling Mode

Figure 1-3 describes the timing of simultaneous sampling mode. In this example, the ACQ_PS3 bits are set to 0001b.

Figure 1-3. Simultaneous Sampling Mode (SMODE=1)



† ADC channel address contained in [CONV00] 4-bit register;
 [CONV00] means A0/B0 channels;
 [CONV01] means A1/B1 channels.

Legend: C1 – Duration of time for Ax channel result in result register
 C2 – Duration of time for Bx channel result in result register
 S – Acquisition window

以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：<https://d.book118.com/407023156130006132>