

DDR DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1 CH-A	B	MEM_MA_CLK_H0/L0 MEM_MA_CLK_H1/L1
DIMM 3 CH-B	B	MEM_MB_CLK_H0/L0 MEM_MB_CLK_H1/L1

TABLE 9↓
USB PORT MAPPING (SUBJECT TO CHANGE)

Controller	Port	Destination	Fused	ESD Pads	Bulk Cap	Over-Current Detection
UHCI #1, EHCI #1	Port 0	Internal (Ready Boost - P151)	Yes	Yes	No	Yes
	Port 1	Internal (Ready Boost - P151)	Yes	Yes	No	Yes
UHCI #2, EHCI #1	Port 2	Internal (Media Reader - P150)	Yes	Yes	No	Yes
	Port 3	Internal (Media Reader - P150)	Yes	Yes	No	Yes
UHCI #3, EHCI #1	Port 4	Front I/O	Yes	Yes	No	Yes
	Port 5	Front I/O	Yes	Yes	No	Yes
UHCI #4, EHCI #2	Port 6	Front I/O	Yes	Yes	Yes	Yes
	Port 7	Front I/O	Yes	Yes	Yes	Yes
UHCI #5, EHCI #2	Port 8	Rear I/O	Yes	Yes	Yes	Yes
	Port 9	Rear I/O	Yes	Yes	Yes	Yes
UHCI #6, EHCI #2	Port 10	Rear I/O	Yes	Yes	Yes	Yes
	Port 11	Rear I/O	Yes	Yes	Yes	Yes
UHCI #7, EHCI #x	Port 12	Rear I/O	Yes	Yes	Yes	Yes
	Port 13	Rear I/O	Yes	Yes	Yes	Yes



MICRO-STAR INT'L CO.,LTD

MS-7707

Size Custom	Document Description Device Map	Rev 1.0
Date: Tuesday, August 24, 2010	Sheet 3 of 38	


IBX/PAK GPIO DEFINITION				
GPIO	POWER	I/O	Function	Implication
GPIO0	MAIN	1	EMBUSY#	10 K Pull-up to +3.3V
GPIO1	MAIN	1	TACH1	connect through a 0Ω series resistor, and refer the PCA spec for Fans mapping, if not used by the system then 10K pull-up to +3.3V.
GPIO2	MAIN	1	PCI_IRQB#	See PCA Spec
GPIO3	MAIN	1	PCI_IRQF#	See PCA Spec
GPIO4	MAIN	1	PCI_IRQG#	See PCA Spec
GPIO5	MAIN	1	PCI_IRQH#	See PCA Spec
GPIO6	MAIN	1	TACH2	Pull-up to +3.3V and connect to P52 pin 12. The COMMM Assembly connects pin 12 directly to GND
GPIO7	MAIN	1	TACH3	connect through a 0Ω series resistor, and refer the PCA spec for Fans mapping, if not used by the system then 10K pull-up to +3.3V.
GPIO8	RBSUMB	0	JCD_EN#	Reserved
GPIO9	RBSUMB	1	OC5	connect through a 0Ω series resistor to XDP and system GPIO function. Refer the XDP design guide for xdp implementation.
GPIO10	RBSUMB	1	OC6	10K Pull-up to +3.3V and connect to P125-pin 16
GPIO11	RBSUMB	1	SMBALERT#	20K Pull-up to +3.3VSB. It is always enabled as a wake event.
GPIO12	RBSUMB	1	LAN_DISABLE#	Follow implementation in Intel Ploktion Design Guide
GPIO13	RBSUMB	1	ID_PMB	10K Pull-up to +3.3V and connect to P151-pin 10; also add a no-installed pulldown to the net.
GPIO14	RBSUMB	1	OC7	connect through a 0Ω series resistor to XDP and system GPIO function. Refer the XDP design guide for xdp implementation. 8.2K Pull-up to +3.3V and connect to the SMI pin on the SIO
GPIO15	RBSUMB	1	PCB_GP15	Reserved
GPIO16	RBSUMB	0	SATAADP	10 M pull-up to VBAT and connect to CPU SKTOCC#, SIO pin48 and PCH
GPIO17	MAIN	1	TACH0	connect through a 0Ω series resistor, and refer the PCA spec for Fans mapping, if not used by the system then 10K pull-up to +3.3V.
GPIO18	MAIN	1	PCICLKREQ#	Through a 1KΩ series resistor, 8.2K pull-up to +3.3V and connect to E15-pin 1. E15 Pin 2 connect to GND
GPIO19	MAIN	1	SATAADP	connect to a test point
GPIO20	MAIN	1	PCICLKREQ#	Through a 0Ω series resistor, 10K pull-up to +3.3V and connect to HANKSVILLE -pin48
GPIO21	MAIN	1	SATAADP	10K pull-up to +3.3V and connect to P23-pin 4.
GPIO22	MAIN	1	SCLOCK	10K Pull-up to +3.3V and connect to P160-pin 10
GPIO23	MAIN	1	LDRO#	connect to a test point.
GPIO24	RBSUMB	0	MEMLEAD	Through a 1kΩ series resistor, 8.2K pull-up to +3.3V and connect to P125-Pin 1. 1M pull-up to VBAT and connect to P125-pin 3
GPIO25	RBSUMB	1	PCICLKREQ#	10K pull-up to +3.3V and connect to a test point.
GPIO26	RBSUMB	1	PCICLKREQ#	10K pull-up to +3.3V and connect to a test point.
GPIO27	RBSUMB	0	OD_PLL_VR_BV	10K pull-up to +3.3V AUX
GPIO28	RBSUMB	0	PCB_GP28	connect to a test point
GPIO29	RBSUMB	0	SLP_LAN#	refer to the PCA spec.
GPIO30	RBSUMB	1	SUS_PWRACK	100K Pull-up to +3.3V AUX
GPIO31	MAIN	1	ACPRESENT	10K Pull-up to +3.3V and connect to P25-pin 10
GPIO32	MAIN	0	PCB_GP32	Through a 1kΩ series resistor, 10K pull-up to +3.3V and connect to P2-pin 6.

GPIO33	MAIN	0	PCB_GP33	Through a 1kΩ series resistor, 8.2K pull-up to +3.3V and connect to pin 1 of jumper E1 and E1 pin2 to GND
GPIO34	MAIN	0	SP_PC#	3.3K Pull-down to GND and connect to P124-pin 2. Decouple P124-pin 2 with 0.1μF P124 pin 1 2.2K pull-up to 5V and P124 pin 6 2.2K pull-up to 5V
GPIO35	MAIN	0	SATACLKREQ#	10K Pull-up to +3.3V and 10K pull-down to GND. See PCA spec to determine the stuffing requirements for these resistors.
GPIO36	MAIN	1	SATAADP	10K Pull-up to +3.3V and 10K pull-down to GND. See PCA spec to determine the stuffing requirements for these resistors.
GPIO37	MAIN	1	SATAADP	10K Pull-up to +3.3V and 10K pull-down to GND. See PCA spec to determine the stuffing requirements for these resistors.
GPIO38	MAIN	1	SLOAD	Through a series 1K resistor, 10K Pull-up to +3.3V and 10K pull-down to GND and connect to P5-pin 9. See PCA spec to determine the stuffing requirements for these resistors.
GPIO39	MAIN	1	SDATAOUT0	Pull-up to +3.3V and connect to top-layer ring of PCA mounting hole used for SFF Basepan detect feature.
GPIO40	RBSUMB	1	OC1	connect through a 0Ω series resistor to XDP and system GPIO function. Refer the XDP design guide for XDP implementation. 8.2kΩ pull-down to GND and connect to E40-pin 2
GPIO41	RBSUMB	1	OC2	connect through a 0Ω series resistor to XDP and system GPIO function. Refer the XDP design guide for xdp implementation.
GPIO42	RBSUMB	1	OC3	connect through a 0Ω series resistor to XDP and system GPIO function. Refer the XDP design guide for xdp implementation.
GPIO43	RBSUMB	1	OC4	connect through a 0Ω series resistor to XDP and system GPIO function. Refer the XDP design guide for xdp implementation.
GPIO44	RBSUMB	1	PCICLKREQ#	10K pull-up to +3.3V AUX and connect to a test point.
GPIO45	RBSUMB	1	PCICLKREQ#	Through a 0Ω series resistor, 10K pull-up to +3.3V and connect to J31-pin B17
GPIO46	RBSUMB	1	PCICLKREQ#	10K pull-up to +3.3V and connect to a test point.
GPIO47	RBSUMB	1	PBOA_CLKREQ#	Through a 0Ω series resistor, 10K pull-up to +3.3V and connect to J41-pin B48 and B81
GPIO48	MAIN	1	SDATAOUT1	Through a series 1K resistor, 10K Pull-up to +3.3V and 10K pull-down to GND and connect to P5-pin 10. See PCA spec to determine the stuffing requirements for these resistors.
GPIO49	MAIN	0	SATAADP	10K Pull-up to +3.3V and 10K pull-down to GND. See PCA spec to determine the stuffing requirements for these resistors.
GPIO50	MAIN	1	PCIRBQ#1	8.2k pull-up to VCC3
GPIO51	MAIN	0	PCIQNT#1	connect to a test point
GPIO52	MAIN	1	PCIRBQ#2	8.2k pull-up to VCC3
GPIO53	MAIN	0	PCIQNT#2	connect to a test point
GPIO54	MAIN	1	PCIRBQ#3	Through a 8.2kΩ series resistor, connect to E14-pin 2 and 1K pull-down to GND. E14-pin1 connect to +3.3V
GPIO55	MAIN	0	PCIQNT#3	connect to a test point
GPIO56	RBSUMB	1	PBOA_CLKREQ#	refer to the PCA spec.
GPIO57	MAIN	1	PCB_GP57	10K Pull-up to +3.3VME installed and 10K pull-down to GND not installed.

GPIO58	RBSUMB	0	SMLCLK	10K pull-up to 3V_AUX
GPIO59	RBSUMB	1	OC0	connect through a 0Ω series resistor to XDP and system GPIO function. Refer the XDP design guide for xdp implementation.
GPIO60	RBSUMB	0	SMLDALBRT#	10K pull-up to 3V_AUX
GPIO61	RBSUMB	0	SUS_STAT#	connect to a test pin
GPIO62	RBSUMB	0	SUSCLK	SUSCLK to SIO-pin16
GPIO63	RBSUMB	0	SLP_S#	Connect to the SIO-pin37
GPIO64	MAIN	0	CLKOUTPLB0	refer to the PCA spec. unused clock connect to a test point
GPIO65	MAIN	0	CLKOUTPLB1	refer to the PCA spec. unused clock connect to a test point
GPIO66	MAIN	0	CLKOUTPLB2	refer to the PCA spec. unused clock connect to a test point
GPIO67	MAIN	0	CLKOUTPLB3	refer to the PCA spec. unused clock connect to a test point
GPIO72	RBSUMB	1	PCB_GP72	Pull-up to +3.3V and connect to P24-pin 10
GPIO73	RBSUMB	1	PCIBCLKREQ#	10K pull-up to +3.3V AUX and through a 0Ω series resistor, connect to J42-pin B17, B31, B48 and B81
GPIO74	RBSUMB	0	SMLALERT#	10K pull-up to 3V_AUX
GPIO75	RBSUMB	0	SMLDATA	10K pull-up to 3V_AUX





MICRO-STAR INT'L CO., LTD		
MS-7707		
Size Custom	Document Description	Rev 1.0
PCH GPIO Table		
Date: Tuesday, August 24, 2010	Sheet 4	of 38





Size Custom	Document Description CPU-CLK/Control/MISC	Rev 1.0
Date: Tuesday, August 24, 2010		Sheet 6 of 38





MICRO-STAR INT'L CO.,LTD




MS-7707

Size	Custom	Document Description	Rev
		CPU-Memory CH-A	1.0
Date:	Tuesday, August 24, 2010	Sheet	7 of 38

Disable Guidelines

All the FDI signals FDI_TX, FDI_FSYN, FDI_LSYN and FDI_INT signals on the CPU and the PCH can be left as No connect for solutions not using integrated graphics solution.

FDI Signal	Recommendation
FDI_TX[7:0]	Float or No connect
FDI_TX#[7:0]	Float or No connect
FDI_FSYN [1:0]	Float or No connect
FDI_LSYN [1:0]	Float or No connect
FDI_INT	Float or No connect
FDI_COMPIO	Connect to Vss
FDI_ICOMPO	Connect to Vss



MICRO-STAR INT'L CO.,LTD

MS-7707

Size	Document Description	Rev
Custom	CPU-PEG/DMI	1.0
Date:	Tuesday, August 24, 2010	Sheet 8 of 38



以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：<https://d.book118.com/428034117003006040>