


ZE1

REV : E2C



B TEST CHANGE ITEMS:

06/22 MODIFY LIST

1. Remove all no-use text memo, ie: Rev A2.
2. Page 12. Chage R157, R158, R162~R167 power source from +3V to IPMC_I0VDD.
3. Page 15. Add R615, R616, R614 Q44 and Q43. Follow nVIDIA's suggestion. TMS5 Backdrive Prevention circuit.
4. Page 16. Change single Rn to RN. R62, R63 => RN16, R56, R57 => RN17, R58, R59 => RN18, R60, R61 => RN19. And add 0 ohm.
5. Page 24. Swap net of CN10-12 and CN10-7. Wrong connection.
6. Page 25. Change USB power source from 5VPCU to +5VUSV. Wrong design.
7. Page 30. Reserve R617 (stuffer), R618 (stuffer), C859 (NA), C869 (NA), C861 (NA) and C862 (NA). For noise in E24's LINE-IN.

06/23 MODIFY LIST

8. Page 23: Delete R36 and R76. VESDchange PWR source from LAN_3V to 3V_LAN directly.
9. Page 23: Delete R40 from TCK.
10. Page 23: Delete R42 from Q9-B and Q9-C.
11. Page 23: Add option resistors in 3VLAN. Add R56 and R57 for BCM4401.
12. Page 23: Add PI-filter for AVDD and separate from VDDP. Add L72.
13. Page 23: Add PI-filter for AVDDL. Add L73 and C863.
14. Page 23: BOM modification. Correct RDC's resistor from 1.18K to 1.18K (BCM5788).
15. Page 23: BOM modification. R70: stuff: R68: NA. FAE: Support CLKRUN#.

	R5L, R 8	R56, R57	R38	R97, R87	Q5, Q9	U7	U8
BCM5798M	S UFF	NA	1.2 K	S UFF	S UFF	S UFF	NA
BCM 01	NA	S UFF	1.27K	NA	NA	NA	S UFF
NOTE	3VRUN	3V_LAN	RDAC			AT93C 6	2 LC128

06/28 MODIFY LIST

16. Page 28. Delete R112 (pull high/ 10K) and Add R624 (0 ohm) to GND. BOM.
17. Page 28. Add R625 and R626 to GND. ALPS setting. BOM.
18. Page 28. Add R619, R620, R621 and R623 for bypass 3D function. BOM.
19. Page 28. Reserve R624, R622, C864 and U62. Those are for 3D function.

06/28 MODIFY LIST

20. Page 13. Update and correct U27 and U28 footprint. Correct DQS and DQM.
21. Page 13. Re-route MDA[0..63] QSA[0..7] and -DQMA[0..7]
22. Page 9. C272 change from CH73301M8B9 to CH747LM8801(LOW profile). BOM

B2 TEST CHANGE ITMES

07/19 MODIFY LIST

23. Page 25. Change U32, U58 and U33 to AL000547001 (GMT).
Change C489, C800 and C490 to CH7100M1393 (100uF).
Del R289, R296, R562, R555, R292 and R294
24. Page 25. Add USB PWR control (SUSON) circuit. Add R554 (10K) and Q39(DTC144EUA)
25. Page 42. Add Semtech solution in Track-point.
26. Page 42. Add U63, U66, U65, U64, C866, C868, C867, C870, C872, C871, R637, R638, R643, R642, R645, R644, R647, R641, R646, R640, R639, R638
26. Page 22. Chane CN13 from 4 in1 to 3 in 1. Re-routing it.
27. Page 28. BOM delete D4, Acer: no action in LID.

07/26 MODIFY LIST

28. Page 32. Add HOLE45 for MDC.
29. Page 32. Add HOLE46 for VRAM. (NO SPACE!!!)
30. Page 32. Add clip's PAD. P5, P6 and P7.

07/29 MODIFY LIST

31. Page 27. Add PULL HIGH R10K/ R649 to 3V. (EC)
32. Page 40. BOM: Remove P149 and Stuff P1417. (EC)
33. Page 40. Delete PQ41, PU10, PC97, PC98 and PC99. REF39 => VIN; REF3V => 3V_S91. (EC and PWR)
REFP in R614-1 and R6130-1; REF3V in R112, PR40-1, PR64-1 and PU14-5.
34. Page 40. Delete PR134 and PR137. Then SHORT them. (PWR)
35. Page 40. Change PQ52-3 to R1213-3(CC-SE) to PU13-8. And change PR87 from 0 ohm to 10K. (PWR)
36. Page 28. Update CN7's footprint to 88264-06X3-6P-R
37. Page 28. Update CN8's footprint to 88264-10X3-10P-R
38. Page 28. Update CN3's footprint to 88264-04X3-4P-R
39. Page 39. Delete JP1. Change +1VS_SS to +1.5V_SS.
40. Page 39. Delete JP2 and JP5. Change VCCP-OUT to +VCCP.
40. Page 31. Reserve and Stuff R650 and R651. For Fine-tune the value of headphone.

07/30 MODIFY LIST

41. Page 35. Disable NVDD & +1.2V for INT VGA cost-down
42. Page 35. change R128 from 100K to 97.6Kohm, R127 from 34K to 100Kohm for power fine-tune VGA voltage
43. Page 42. Change tracepoint function from ALPS to SEMTECH
44. Page 12. Change EXT_BLON resistor R446 from 10K to 1K for boot white screen
45. Page 04. Disable R596 for Battery only can't boot

C TEST CHANGE ITEMS:

08/9 MODIFY LIST

46. Page 26. Modify serial port function for EZ4 (MRXD1 & MTXD1)
47. Page 25. Change USB Power on voltage from +5VSUS to 5VPCU
48. Page 25. Modify all USB power switch OC# pull-up 10k to +3VSUS

08/10 MODIFY LIST

50. Page 33. Remove LAN's reserve capacitors(C817/C513/C542/C546/C554/C555/C525/C523/C533/C530) by EMI engineer confirm

08/11 MODIFY LIST

51. Page 36. CPU CORE Power(PU11's pin25) add another CAP 0.022UF(C170) by power engineer request
52. Page 23. Add two new CAP 0.1UF(C873 & C874) for AVDD LAN & +1.8V 1.2V LAN by EMI request

08/12 MODIFY LIST

53. Page 23. Change R36 from 1.24k to 1.18k for LAN drop & template
54. Page 17. Change L59/L60/L61 from F18M-10-160808r-470(470ohm) to BLM18BA220(220ohm) for EA measure fail
55. Page 28. Modify Bluetooth led can't light for FOXCONN Bluetooth module (Add R652 & R653)
56. Page 31. Modify Line-in noise change R650 & R651 from 0ohm to 1kohm
- Page 30. Modify Line-in noise add C859 & C861 (0.1uF)
57. Page 31. Add AND gate(U67 & R54(0 ohm) for pop sound (delete D29 & D30 & R550)
58. Page 31. Add MOSFET (Q48&Q49) for headphone pop sound, and reserve Q46/Q47 for speaker pop sound issue
59. Page 33. Change L33/L34/L36 from 220ohm BEAD to short

08/13 MODIFY LIST

60. Page 26. Change R449 from 1k ohm to 4.7k ohm for SIO

08/18 MODIFY LIST

61. Page 17. Change R399/R400/R401/R387/R388/R390 size from 0402 to 0603 for EMI request
62. Page 31. Add Q50 & R656(10K) for Normal close type audio jack issue (Reserve)
63. Page 32. Change Q13 from Transistor to MOS and R110 (47k to 10k) & C139(0.22U to 0.1U) and add R657 (0R) from EC (154pin) for Lite_On ODD issue
64. Page 33. Add C875/C876/C877/C878 (12pf) for Docking DVI EMI issue(Reserve)

08/19 MODIFY LIST


65. Page 21. Change 1394 connector(CN28) type form SMD to DIP for SMT request
66. Page 28. Update CN7's footprint to 88264-06X-6P-R-ZE1 & CN8's footprint to 88264-10XX-10P-R-ZE1 for SMT request (Increase PAD length 0.2mm)
67. Page 25. Update CN5's footprint to SM08B-SUR-8P-R-ZE1 for SMT request (Increase PAD length 0.2mm)
68. Page 41. Add new CAP(PC171/PC172) in BAT-V plane for EMI request
69. Page 23. Add new CAP(C879/C880) in AVDD_LAN plane for EMI request
70. Page 23. Add new CAP(C881/C882) in +3V plane for EMI request
71. Page 33. Change C1/C2 from TOP to BOT side for Mechanical request

06/27 LAYOUT SWAP


[illegible]

PROJECT ZE1
Quanta Computer Inc

Clock gen



SM Bus




Speed setting

Resistor Stuff Table

	RA	RB	RC	RD
Dothan A 400	V	X	X	V
Dothan A 533	X	V	X	V
Dothan B	X	X	X	X

Clock Gen. Frequency Selection Table


FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33



DOETHAN BSEL Output Value

FSB Frequency	DOTHAN A-Step		DOTHAN B-Step	
	BSEL1	BSEL0	BSEL1	BSEL0
400 MHz	0	0	0	1
533 MHz	0	1	0	0





Clock terminator








Close to Clock Gen.




PROJECT : ZE1
Quanta Computer Inc.






PROJECT : ZE1
Quanta Computer Inc.



CFG[0:2]=100 FOR FSB 533
CFG[0:2]=101 FOR FSB 400

U46C



DMI

CFG/RSVD


DDR MUXING

PM

LCK

NC

ALVISO



FOR DDR533

Low=DMIx2

High=DMIx4

FOR CPU533

INT VGA Staff

INT@4.90K/F

INT@255/F

INT@1.5K/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@255/F

INT@1.5K/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F

INT@150/F


INT@150/F


INT@150/F

INT@150/F


INT@150/F

INT@150/F












Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM

R_A_MA[0..13] (8,10)


R_B_MA[0..13] (8,10)





PROJECT : ZE1

Quanta Computer Inc.

Size	Document Number	Rev
	DDR2 RES. ARRAY	B2A
Date:	Monday August 22 2005	Sheet 11 of 42








SUB_VENDOR:		
0:SYSTEM BIOS		
1:ADAPTER BIOS		
CRYSTAL[1:0]:		
MS_00:13.5MHz	MS_01:14.318MHz	
MS_10:27MHz	MS_11:RESERVED	
PCI_DEVID[3:0]:		
MS_0110:NV18M	MS_0111:NV18MPRO	
MS_1010:NV31M	MS_1011:NV31MPRO	
MS_1100:NV31GLM	MS_1101:NV31GLMPRO	
MS_0100:NV34M	MS_0101:NV34M	
ROM_TYPE[1:0]:		
MS_00:PARALLEL	MS_01:SERIAL AT25F	
MS_10:SERIAL SST45VF	MS_11:RESERVED	

FUNCTION	NV4x and MEP4x	SETTING
SUB_VENDOR	MIOAD1	LO
RAMCFG0	MIOD0	HI
RAMCFG1	MIOD1	LO
RAMCFG2	MIOD8	LO
RAMCFG3	MIOD9	LO
CRYSTAL0	MIOD2	LO
CRYSTAL1	MIOD6	HI
PCI_DEVID0	MIOD4	HI
PCI_DEVID1	MIOD5	HI
PCI_DEVID2	MIOD3	HI
PCI_DEVID3	MIOD11	LO
USER0	MIOAD2	HI
USER1	MIOAD3	HI
USER2	MIOAD4	HI
USER3	MIOAD5	HI
ROMTYPE0	MIOD10	LO
ROMTYPE1	MIOD_VSYNC	LO
3GIO_PADCFG_LUT_ADR0	MIOAD6	HI
3GIO_PADCFG_LUT_ADR1	MIOAD8	LO
3GIO_PADCFG_LUT_ADR2	MIOAD9	LO
PEX_PLL_EN_TERM	MIOAD0	LO
Mobile_Mode	MIOD7	LO

SUB_VENDOR	0 //SBIOS include VBIOS
RAM_CFG [3::0]	0001==>Hynix 8M*32
CRYSTAL[1::0]	10 //27MHZ
PCI_DEVID[3::0]	0111 NV44M-V
USER_STRAP[3::0]	1111 //Panel ID strap
ROM_TYPE[1::0]	00 // PARALLEL
PEX_PADCFG[2::0]	001 //for hw control
0-->	by sw control
1-->	by hw control
Mobile_Mode 0	//0--> Enable Mobile_mode
Mobile_Mode 1	//1--> Disable Mobile_mode




DVI control schematic(INT VGA USE)

INT VGA Staff





Always not, Reserve only U4


+2.5V R90 *INT@10K R91 *100K



Always not, Test only




ECN C2A
N-vidia sugges io
De1 R584/R585




DVI Output select

INT VGA Staff

ECN C2A
CAHGE FROM R TO RN



EXT VGA Staff(Default)



+2.5V R89 *INT@1K SDVO_CTRLCLK

+2.5V R88 *INT@1K SDVO_CTRLDATA

PULL Low For DVO Not
Present (Internal PULL LOW In 915GM)


+2.5V 250mA
+3V 190mA




PROJECT : ZE1
Quanta Computer Inc.

Size	Document Number	Rev
	INT. DVI	B2A
Date:	Monday, August 22, 2005	Sheet 16 of 42




CRT CONN



CRT Select



SWITCH CIRCUIT





PROJECT : ZE1
Quanta Computer Inc.

Size	Document Number	Rev
	CRT & SWITCH	B2A
Date	Tuesday August 23 2005	Sheet 17 of 42

以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：<https://d.book118.com/517045116130006115>