HD74HC595

8-bit Shift Register/Latch (with 3-state outputs)

HITACHI

Description

This device each contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output pins for cascading.

Both the shift register and storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register.

Features

- High Speed Operation: t_{pd} (RCK to Q) = 17 ns typ (C_L = 50 pF)
- High Output Current: Fanout of 15 LSTTL Loads (Q_A to Q_H outputs)
- Wide Operating Voltage: V_{CC} = 2 to 6 V
- Low Input Current: 1 µA max
- Low Quiescent Supply Current: I_{CC} (static) = 4 µA max (Ta = 25°C)

Function Table

RCK	SCK	SCLR	G	Function
X	X	X	H	Q_A to Q_H high impedance
X	X	L	X	Shift register cleared $Q_H' = L$
X	▚	H	X	Shift register clocked $Q_n = Q_{n-1}$, Q_A = SER
▚	X	H	X	Contents of shift register transferred to output latches

Hitachi semiconductor

HD74HC595

8-bit Shift Register/Latch (with 3-state outputs)

HITACHI

Description

This device each contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output pins for cascading.

Both the shift register and storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register.

Features


- High Speed Operation: t_{pd} (RCK to Q) = 17 ns typ (C_L = 50 pF)
- High Output Current: Fanout of 15 LSTTL Loads (Q_A to Q_H outputs)
- Wide Operating Voltage: V_{CC} = 2 to 6 V
- Low Input Current: 1 µA max
- Low Quiescent Supply Current: I_{CC} (static) = 4 µA max (Ta = 25°C)

Function Table

RCK	SCK	SCLR	G	Function
X	X	X	H	Q_A to Q_H high impedance
X	X	L	X	Shift register cleared $Q_H' = L$
X	↑	H	X	Shift register clocked $Q_n = Q_{n-1}$, Q_A = SER
↑	X	H	X	Contents of shift register transferred to output latches

Hitachi semiconductor


Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage range	V_{CC}	–0.5 to +7.0	V
Input voltage	V_{IN}	–0.5 to V_{CC} + 0.5	V
Output voltage	V_{OUT}	–0.5 to V_{CC} + 0.5	V
Output current	I_{OUT}	±35	mA
DC current drain per V_{CC}, GND	I_{CC}, I_{GND}	±75	mA
DC input diode current	I_{IK}	±20	mA
DC output diode current	I_{OK}	±20	mA
Power dissipation per package	P_T	500	mW
Storage Temperature	Tstg	–65 to +150	°C


Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage range	V_{CC}	–0.5 to +7.0	V
Input voltage	V_{IN}	–0.5 to V_{CC} + 0.5	V
Output voltage	V_{OUT}	–0.5 to V_{CC} + 0.5	V
Output current	I_{OUT}	±35	mA
DC current drain per V_{CC}, GND	I_{CC}, I_{GND}	±75	mA
DC input diode current	I_{IK}	±20	mA
DC output diode current	I_{OK}	±20	mA
Power dissipation per package	P_T	500	mW
Storage Temperature	Tstg	–65 to +150	°C


Logic Diagram



DC Characteristics

Ta = 25°C	Ta = –40 to +85°C

Logic Diagram



DC Characteristics

Ta = 25°C	Ta = –40 to +85°C

Item	Symbol	V_{CC} (V)	Min	Typ	Max	Min	Max	Unit	Test Conditions	
Input voltage	V_{IH}	2.0	1.5	—	—	1.5	—	V		
		4.5	3.15	—	—	3.15	—			
		6.0	4.2	—	—	4.2	—			
	V_{IL}	2.0	—	—	0.5	—	0.5	V		
		4.5	—	—	1.35	—	1.35			
		6.0	—	—	1.8	—	1.8			
Output voltage	V_{OH}	2.0	1.9	2.0	—	1.9	—	V	Q_A to Q_H	I_{OH} = –20 µA
		4.5	4.4	4.5	—	4.4	—		Vin = V_{IH} or V_{IL}	
		6.0	5.9	6.0	—	5.9	—			
		4.5	4.18	—	—	4.13	—			I_{OH} = –6 mA
		6.0	5.68	—	—	5.63	—			I_{OH} = –7.8 mA
	V_{OL}	2.0	—	0.0	0.1	—	0.1	V	Q_A to Q_H	I_{OL} = 20 µA
		4.5	—	0.0	0.1	—	0.1		Vin = V_{IH} or V_{IL}	
		6.0	—	0.0	0.1	—	0.1			
		4.5	—	—	0.26	—	0.33			I_{OL} = 6 mA
		6.0	—	—	0.26	—	0.33			I_{OL} = 7.8 mA
Output voltage	V_{OH}	2.0	1.9	2.0	—	1.9	—	V	Q'_H	I_{OH} = –20 µA
		4.5	4.4	4.5	—	4.4	—		Vin = V_{IH} or V_{IL}	
		6.0	5.9	6.0	—	5.9	—			
		4.5	4.18	—	—	4.13	—			I_{OH} = –4 mA
		6.0	5.68	—	—	5.63	—			I_{OH} = –5.2 mA
	V_{OL}	2.0	—	0.0	0.1	—	0.1	V	Q'_H	I_{OL} = 20 µA
		4.5	—	0.0	0.1	—	0.1		Vin = V_{IH} or V_{IL}	
		6.0	—	0.0	0.1	—	0.1			
		4.5	—	—	0.26	—	0.33			I_{OL} = 4 mA
		6.0	—	—	0.26	—	0.33			I_{OL} = 5.2 mA
Off-state output current	I_{OZ}	6.0	—	—	±0.5	—	±5.0	µA	Vin = V_{IH} or V_{IL}, Vout = V_{CC} or GND	
Input current	Iin	6.0	—	—	±0.1	—	±1.0	µA	Vin = V_{CC} or GND	
Quiescent supply current	I_{CC}	6.0	—	—	4.0	—	40	µA	Vin = V_{CC} or GND, Iout = 0 µA	

Item	Symbol	V_{CC} (V)	Min	Typ	Max	Min	Max	Unit	Test Conditions	
Input voltage	V_{IH}	2.0	1.5	—	—	1.5	—	V		
		4.5	3.15	—	—	3.15	—			
		6.0	4.2	—	—	4.2	—			
	V_{IL}	2.0	—	—	0.5	—	0.5	V		
		4.5	—	—	1.35	—	1.35			
		6.0	—	—	1.8	—	1.8			
Output voltage	V_{OH}	2.0	1.9	2.0	—	1.9	—	V	Q_A to Q_H	I_{OH} = –20 µA
		4.5	4.4	4.5	—	4.4	—		Vin = V_{IH} or V_{IL}	
		6.0	5.9	6.0	—	5.9	—			
		4.5	4.18	—	—	4.13	—			I_{OH} = –6 mA
		6.0	5.68	—	—	5.63	—			I_{OH} = –7.8 mA
	V_{OL}	2.0	—	0.0	0.1	—	0.1	V	Q_A to Q_H	I_{OL} = 20 µA
		4.5	—	0.0	0.1	—	0.1		Vin = V_{IH} or V_{IL}	
		6.0	—	0.0	0.1	—	0.1			
		4.5	—	—	0.26	—	0.33			I_{OL} = 6 mA
		6.0	—	—	0.26	—	0.33			I_{OL} = 7.8 mA
Output voltage	V_{OH}	2.0	1.9	2.0	—	1.9	—	V	Q'_H	I_{OH} = –20 µA
		4.5	4.4	4.5	—	4.4	—		Vin = V_{IH} or V_{IL}	
		6.0	5.9	6.0	—	5.9	—			
		4.5	4.18	—	—	4.13	—			I_{OH} = –4 mA
		6.0	5.68	—	—	5.63	—			I_{OH} = –5.2 mA
	V_{OL}	2.0	—	0.0	0.1	—	0.1	V	Q'_H	I_{OL} = 20 µA
		4.5	—	0.0	0.1	—	0.1		Vin = V_{IH} or V_{IL}	
		6.0	—	0.0	0.1	—	0.1			
		4.5	—	—	0.26	—	0.33			I_{OL} = 4 mA
		6.0	—	—	0.26	—	0.33			I_{OL} = 5.2 mA
Off-state output current	I_{OZ}	6.0	—	—	±0.5	—	±5.0	µA	Vin = V_{IH} or V_{IL}, Vout = V_{CC} or GND	
Input current	Iin	6.0	—	—	±0.1	—	±1.0	µA	Vin = V_{CC} or GND	
Quiescent supply current	I_{CC}	6.0	—	—	4.0	—	40	µA	Vin = V_{CC} or GND, Iout = 0 µA	

AC Characteristics (C_L = 50 pF, Input $t_r = t_f$ = 6 ns)

			Ta = 25°C			Ta = –40 to +85°C			
Item	**Symbol**	**V_{CC} (V)**	**Min**	**Typ**	**Max**	**Min**	**Max**	**Unit**	**Test Conditions**
Maximum clock frequency	f_{max}	2.0	—	—	5	—	4	MHz	
		4.5	—	—	27	—	21		
		6.0	—	—	31	—	24		
Propagation delay time	t_{PLH} t_{PHL}	2.0	—	—	115	—	145	ns	SCK to Q_H'
		4.5	—	12	23	—	29		
		6.0	—	—	20	—	25		
	t_{PLH} t_{PHL}	2.0	—	—	150	—	190	ns	RCK to Q
		4.5	—	17	30	—	38		
		6.0	—	—	26	—	33		
	t_{PLH}	2.0	—	—	175	—	220	ns	SCLR to Q_H'
		4.5	—	20	35	—	44		
		6.0	—	—	30	—	37		
Output enable time	t_{ZL} t_{ZH}	2.0	—	—	150	—	190	ns	
		4.5	—	13	30	—	38		
		6.0	—	—	26	—	33		
Output disable time	t_{LZ} t_{HZ}	2.0	—	—	150	—	190	ns	
		4.5	—	15	30	—	38		
		6.0	—	—	26	—	33		
Setup time	t_{su}	2.0	100	—	—	125	—	ns	SER to SCK
		4.5	20	1	—	25	—		
		6.0	17	—	—	21	—		
		2.0	200	—	—	250	—	ns	SCK to RCK
		4.5	40	8	—	50	—		
		6.0	34	—	—	43	—		
Pulse width	t_w	2.0	80	—	—	100	—	ns	
		4.5	16	8	—	20	—		
		6.0	14	—	—	17	—		
Removal time	t_{rem}	2.0	100	—	—	125	—	ns	
		4.5	20	—	—	25	—		
		6.0	17	—	—	21	—		

AC Characteristics (C_L = 50 pF, Input $t_r = t_f$ = 6 ns)

			Ta = 25°C			Ta = –40 to +85°C			
Item	**Symbol**	**V_{cc} (V)**	**Min**	**Typ**	**Max**	**Min**	**Max**	**Unit**	**Test Conditions**
Maximum clock frequency	f_{max}	2.0	—	—	5	—	4	MHz	
		4.5	—	—	27	—	21		
		6.0	—	—	31	—	24		
Propagation delay time	t_{PLH} t_{PHL}	2.0	—	—	115	—	145	ns	SCK to Q_H'
		4.5	—	12	23	—	29		
		6.0	—	—	20	—	25		
	t_{PLH} t_{PHL}	2.0	—	—	150	—	190	ns	RCK to Q
		4.5	—	17	30	—	38		
		6.0	—	—	26	—	33		
	t_{PLH}	2.0	—	—	175	—	220	ns	SCLR to Q_H'
		4.5	—	20	35	—	44		
		6.0	—	—	30	—	37		
Output enable time	t_{ZL} t_{ZH}	2.0	—	—	150	—	190	ns	
		4.5	—	13	30	—	38		
		6.0	—	—	26	—	33		
Output disable time	t_{LZ} t_{HZ}	2.0	—	—	150	—	190	ns	
		4.5	—	15	30	—	38		
		6.0	—	—	26	—	33		
Setup time	t_{su}	2.0	100	—	—	125	—	ns	SER to SCK
		4.5	20	1	—	25	—		
		6.0	17	—	—	21	—		
		2.0	200	—	—	250	—	ns	SCK to RCK
		4.5	40	8	—	50	—		
		6.0	34	—	—	43	—		
Pulse width	t_w	2.0	80	—	—	100	—	ns	
		4.5	16	8	—	20	—		
		6.0	14	—	—	17	—		
Removal time	t_{rem}	2.0	100	—	—	125	—	ns	
		4.5	20	—	—	25	—		
		6.0	17	—	—	21	—		

以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：https://d.book118.com/546102123224010052