



H-tile Hard IP for Ethernet Intel® Stratix® 10 FPGA IP Design Example User Guide

Updated for Intel® Quartus® Prime Design Suite: **20.3**

IP Version: **19.3.0**



Online Version

Send Feedback

UG-20122

ID: **683314**

Version: **2021.01.27**

Contents

1. Quick Start Guide.....	3
1.1. Directory Structure.....	4
1.2. Generating the Design.....	5
1.3. Simulating the H-Tile Hard IP for Ethernet Intel FPGA Design Example Testbench.....	7
1.4. Compiling the Compilation-Only Project.....	8
1.5. Compiling and Configuring the Design Example in Hardware.....	8
1.6. Testing the H-Tile Hard IP for Ethernet Intel FPGA IP Hardware Design Example.....	9
1.6.1. Testing the Hardware Design Example using Ethernet Link Inspector.....	14
2. Design Example Description.....	15
2.1. H-Tile Hard IP for Ethernet Intel FPGA MAC + PCS Simulation Design Example.....	16
2.2. H-Tile Hard IP for Ethernet Intel FPGA PCS Only Simulation Design Example.....	18
2.3. H-Tile Hard IP for Ethernet Intel FPGA OTN Simulation Design Example.....	19
2.4. H-Tile Hard IP for Ethernet Intel FPGA FlexE Simulation Design Example.....	21
2.5. Hardware Design Example Components.....	23
2.6. Design Example Interface Signals.....	25
2.7. H-Tile Hard IP for Ethernet Intel FPGA Design Example Registers.....	25
3. Ethernet Toolkit Overview.....	27
3.1. Features.....	27
4. H-tile Hard IP for Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Document Archives.....	29
5. Document Revision History for the H-tile Hard IP for Ethernet Intel Stratix 10 FPGA IP Design Example User Guide.....	30

1. Quick Start Guide

The H-Tile Hard IP for Ethernet Intel® FPGA IP core provides a simulation testbench and a hardware design example that supports compilation and hardware testing. When you generate the design example, the parameter editor automatically creates the files necessary to simulate, compile, and test the design in hardware.

In addition, you can download the compiled hardware design to the Intel Stratix® 10 MX FPGA Development Kit. Intel provides a compilation-only example project that you can use to quickly estimate IP core area and timing.


You can generate the design example H-Tile Hard IP for Ethernet Intel FPGA IP core variation:

- 100 Gbps MAC+PCS (supports simulation testbench, compilation-only example project, and hardware design example)
- 100 Gbps PCS only (supports simulation testbench and compilation-only example project, and hardware design example)
- 100 Gbps OTN (supports simulation testbench and compilation-only example project)
- 100 Gbps FlexE (supports simulation testbench and compilation-only example project)

Note: The H-Tile Hard IP for Ethernet Intel FPGA IP provides preliminary support for the OTN feature. For further inquiries, contact your nearest Intel sales representative or file an Intel Premier Support (IPS) case on <https://www.intel.com/content/www/us/en/programmable/my-intel/mal-home.html>.

Figure 1. Development Steps for the Design Example

Future releases of the IP core also provide a hardware design example you can compile and test in hardware. The compilation-only example project cannot be configured in hardware.




Related Information

- [H-Tile Hard IP for Ethernet Intel FPGA IP User Guide](#)
For detailed information on H-tile Hard IP.

- [H-Tile Hard IP for Ethernet Intel Stratix 10 Release Notes](#)
The IP Release Notes list IP changes in a particular release.

1.1. Directory Structure

Figure 2. H-Tile Hard IP for Ethernet Intel FPGA Design Example Directory Structure



The hardware configuration and test files (the hardware design example) are located in `<design_example_dir>/hardware_test_design`. The simulation files (testbench for simulation only) are located in `<design_example_dir>/example_testbench`. The compilation-only design example is located in `<design_example_dir>/compilation_test_design`.

Table 1. H-Tile Hard IP for Ethernet Intel FPGA IP Core Testbench File Descriptions

File Names	Description
Key Testbench and Simulation Files	
basic_avl_tb_top.sv	Top-level testbench file. The testbench instantiates the DUT and runs Verilog HDL tasks to generate and accept packets.
Testbench Scripts	
run_vsim.do	The Mentor Graphics ModelSim* script to run the testbench.
run_vcs.sh	The Synopsys VCS* script to run the testbench.
run_vcsmx.sh	The Synopsys VCS MX* script (combined Verilog HDL and System Verilog with VHDL) to run the testbench.
run_ncsim.sh	The Cadence NCSim* script to run the testbench.
run_xcelium.sh	The Xcelium* script to run the testbench.

Table 2. H-Tile Hard IP for Ethernet Intel FPGA IP Core Hardware Design Example File Descriptions

File Names	Description
alt_ehip2.qpf	Intel Quartus® Prime project file
alt_ehip2.qsf	Intel Quartus Prime project settings file
alt_ehip2.sdc	Synopsys Design Constraints files. You can copy and modify these files for your own H-Tile Hard IP for Ethernet Intel FPGA design.
alt_ehip2.v	Top-level Verilog HDL design example file
common/	Hardware design example support files
hwtest/main.tcl	Main file for accessing System Console

1.2. Generating the Design

Figure 3. Procedure





Figure 4. Example Design Tab in the H-Tile Hard IP for Ethernet Intel FPGA IP Parameter Editor



Follow these steps to generate the H-Tile Hard IP for Ethernet Intel FPGA IP hardware design example and testbench:

1. If you do not already have an Intel Quartus Prime Pro Edition project in which to integrate your H-Tile Hard IP for Ethernet Intel FPGA IP core, you must create one.

以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：<https://d.book118.com/575111304344011303>