

EECS 247

Lecture 14: Pipelined ADCs Figures of Merit and Trends




Today's Lecture

- Pipelined ADCs
 - Combining the bits
 - Stage implementation
 - Circuits
 - Noise budgeting
- Figures of Merit and Trends
 - How to use/not use FOMs
 - FOMs over time

Combining the Bits

- Example: Three 2-bit stages, no redundancy




$$D_{out} = D_1 + \frac{1}{4}D_2 + \frac{1}{16}D_3$$

Combining the Bits

D_1	xx
D_2	xx
D_3	xx


D_{out}	DDDDDDD

- Only bit shifts
- No arithmetic circuits needed



Combining the Bits

- Example: Three 2-bit stages, one bit redundancy in stages 1 and 2




Combining the Bits

$$D_{out} = D_1 + \frac{1}{4} D_2 + \frac{1}{16} D_3$$

D_1	XXX
D_2	XX
D_3	XX

D_{out}	DDDDDDD

- Bits overlap
- Need adders



以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：<https://d.book118.com/625324113212011213>