

# **Agilex<sup>™</sup> 7 LVDS SERDES User Guide**

# **M-Series**

Updated for Quartus<sup>®</sup> Prime Design Suite: 24.2



768615 2024.07.23



# Contents

1. Agilex / M-Series LVDS SERDES Overview
1.1. LVDS SERDES Usage Modes5
2. Agilex 7 M-Series LVDS SERDES Architecture
2.1. Agilex 7 M-Series GPIO-B Banks, SERDES, and DPA Locations7
2.2. SERDES Blocks, Modes, and Clock Domains
3. Agilex 7 M-Series LVDS SERDES Transmitter10
3.1. LVDS SERDES Transmitter Blocks10
3.2. Serializer
3.2.1. Serializer Bypass for DDR and SDR Operations
3.3. Clocking the Differential Transmitters
3.3.1. Transmitter Output Clock Parameters Settings
4. Agilex 7 M-Series LVDS SERDES Receiver 15
4.1. LVDS SERDES Receiver Blocks15
4.1.1. Dynamic Phase Alignment Block
4.1.2. Synchronizer (DPA FIFO)1/
4.1.4. Deserializer
4.2. Clocking the LVDS SERDES Receivers
4.2.1. Receiver Input Clock Parameters Settings20
4.3. LVDS SERDES Receiver Modes
4.3.1. NOII-DPA Mode
4.3.3. Soft-CDR Mode
5. Agilex 7 M-Series High-Speed LVDS I/O Implementation Guide
5.1. LVDS SERDES Intel FPGA IP
5.1.1. Release Information25
5.1.2. LVDS SERDES Intel FPGA IP Features
5.1.3. LVDS SERDES IP Usage Modes
5.1.4. Plaining the LVDS SERDES Interface
5.1.5. Generating the LVDS SERDES Intel EPGA IP
5.1.5. Generating the LVDS SERDES Intel FPGA IP
5.1.5. Generating the LVDS SERDES Intel FPGA IP
5.1.5. Generating the LVDS SERDES Intel FPGA IP
5.1.5. Generating the LVDS SERDES Intel FPGA IP.       29         5.1.6. LVDS SERDES Intel FPGA IP Parameter Settings.       32         5.1.7. LVDS SERDES Intel FPGA IP Signals.       41         5.2. LVDS Interface with External PLL Mode.       43         5.2.1. IOPLL IP Signal Interface with LVDS SERDES IP.       44         5.2.2. LOPL Parameter Values for External PLL Mode       44
5.1.5. Generating the LVDS SERDES Intel FPGA IP.       29         5.1.6. LVDS SERDES Intel FPGA IP Parameter Settings.       32         5.1.7. LVDS SERDES Intel FPGA IP Signals.       41         5.2. LVDS Interface with External PLL Mode.       43         5.2.1. IOPLL IP Signal Interface with LVDS SERDES IP.       44         5.2.2. IOPLL Parameter Values for External PLL Mode.       44         5.2.3. Connection between IOPLL IP and LVDS SERDES IP in External PLL Mode.       47
5.1.5. Generating the LVDS SERDES Intel FPGA IP.       29         5.1.6. LVDS SERDES Intel FPGA IP Parameter Settings.       32         5.1.7. LVDS SERDES Intel FPGA IP Signals.       41         5.2. LVDS Interface with External PLL Mode.       43         5.2.1. IOPLL IP Signal Interface with LVDS SERDES IP.       44         5.2.2. IOPLL Parameter Values for External PLL Mode.       44         5.2.3. Connection between IOPLL IP and LVDS SERDES IP in External PLL Mode.       47         5.3. LVDS SERDES IP Initialization and Reset.       49
5.1.5. Generating the LVDS SERDES Intel FPGA IP.       29         5.1.6. LVDS SERDES Intel FPGA IP Parameter Settings.       32         5.1.7. LVDS SERDES Intel FPGA IP Signals.       41         5.2. LVDS Interface with External PLL Mode.       43         5.2.1. IOPLL IP Signal Interface with LVDS SERDES IP.       44         5.2.2. IOPLL Parameter Values for External PLL Mode.       44         5.2.3. Connection between IOPLL IP and LVDS SERDES IP in External PLL Mode.       47         5.3. LVDS SERDES IP Initialization and Reset.       49         5.3.1. Initializing the LVDS SERDES IP in Non-DPA Mode.       49
5.1.5. Generating the LVDS SERDES Intel FPGA IP.       29         5.1.6. LVDS SERDES Intel FPGA IP Parameter Settings.       32         5.1.7. LVDS SERDES Intel FPGA IP Signals.       41         5.2. LVDS Interface with External PLL Mode.       43         5.2.1. IOPLL IP Signal Interface with LVDS SERDES IP.       44         5.2.2. IOPLL Parameter Values for External PLL Mode.       44         5.2.3. Connection between IOPLL IP and LVDS SERDES IP in External PLL Mode.       47         5.3. LVDS SERDES IP Initialization and Reset.       49         5.3.1. Initializing the LVDS SERDES IP in Non-DPA Mode.       49         5.3.2. Initializing the LVDS SERDES IP in DPA Mode.       49
5.1.5. Generating the LVDS SERDES Intel FPGA IP.       29         5.1.6. LVDS SERDES Intel FPGA IP Parameter Settings.       32         5.1.7. LVDS SERDES Intel FPGA IP Signals.       41         5.2. LVDS Interface with External PLL Mode.       43         5.2.1. IOPLL IP Signal Interface with LVDS SERDES IP.       44         5.2.2. IOPLL Parameter Values for External PLL Mode.       44         5.2.3. Connection between IOPLL IP and LVDS SERDES IP in External PLL Mode.       47         5.3. LVDS SERDES IP Initialization and Reset.       49         5.3.1. Initializing the LVDS SERDES IP in Non-DPA Mode.       49         5.3.2. Initializing the LVDS SERDES IP in DPA Mode.       49         5.3.3. Resetting the DPA.       50         5.3.4. Word Boundaries Alignment.       50
5.1.5. Generating the LVDS SERDES Intel FPGA IP.       29         5.1.6. LVDS SERDES Intel FPGA IP Parameter Settings.       32         5.1.7. LVDS SERDES Intel FPGA IP Signals.       41         5.2. LVDS Interface with External PLL Mode.       43         5.2.1. IOPLL IP Signal Interface with LVDS SERDES IP.       44         5.2.2. IOPLL Parameter Values for External PLL Mode.       44         5.2.3. Connection between IOPLL IP and LVDS SERDES IP in External PLL Mode.       47         5.3. LVDS SERDES IP Initialization and Reset.       49         5.3.1. Initializing the LVDS SERDES IP in Non-DPA Mode.       49         5.3.2. Initializing the LVDS SERDES IP in DPA Mode.       49         5.3.3. Resetting the DPA.       50         5.3.4. Word Boundaries Alignment.       50



6.1.1. I/O Timing Analysis	53 54 54 54 54 55
7. LVDS SERDES Intel FPGA IP Design Examples	57
7.1. LVDS SERDES IP Synthesizable Quartus Prime Design Examples	57 58
	50
8. Agilex 7 M-Series LVDS SERDES Design Guidelines6	50
8.1. Use PLLs in Integer PLL Mode for LVDS SERDES	60 60 61 64 65
Bankwith External PLL	65 66 67
9. Agilex 7 M-Series LVDS SERDES Troubleshooting Guidelines	68
10. Documentation Related to the Agilex 7 LVDS SERDES User Guide: M-Series	70
11. Document Revision History for the Agilex 7 LVDS SERDES User Guide: M-Series7	71





# **1. Agilex<sup>™</sup> 7 M-Series LVDS SERDES Overview**

The Agilex<sup>™</sup> 7 M-Series I/O system includes three types of I/O interfaces: general purpose I/Os (GPIO-B), Secure Device Manager (SDM) I/O, and Hard Processor System (HPS) I/O. Each I/O interface caters to different interfacing requirements.

M-Series devices support LVDS serializer/deserializer (SERDES) through True Differential Signaling and SLVS-400 I/O standards in the GPIO-B banks. The true differential I/Os are capable of supporting LVDS interfaces, including subsets such as:

- RSDS
- Mini-LVDS
- SLVS
- Any differential I/O standards using equivalent electrical specifications

M-Series devices support SERDES in all GPIO-B banks with the following features:

- Configurable transmitter or receiver on all I/O pins
- Serialize and deserialize functions up to 1.6 Gbps.
- Clock data recovery (CDR) function on specific differential channel
- Configurable 100  $\Omega$  differential on-chip termination (OCT R<sub>D</sub>)
- Serializer or deserializer factors of 4 and 8<sup>(1)</sup>
- I/O standards support for the LVDS SERDES:
  - Transmitter—True Differential Signaling I/O standard at 1.3 V
  - Receiver:
    - DPA mode—True Differential Signaling and SLVS-400 I/O standards
    - Non-DPA mode—True Differential Signaling I/O standard only

#### **Related Information**

- Intel Agilex<sup>®</sup> 7 General-Purpose I/O User Guide: M-Series Provides more information about the GPIO-B, HPS, and SDM I/Os.
- Supported I/O Standards for GPIO-B Banks, Intel Agilex<sup>®</sup> 7 General-Purpose I/O User Guide: M-Series
- Agilex 7 FPGAs and SoCs Device Data Sheet: M-Series
  - Provides the specifications for the maximum data rate of the transmitter, the receiver in DPA, non-DPA, and soft-CDR modes, and the LVDS SERDES Intel<sup>®</sup> FPGA IP.

<sup>&</sup>lt;sup>©</sup> Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



<sup>&</sup>lt;sup>(1)</sup> Serialization factor of 8 is available only in M-Series FPGAs production devices.



#### • Agilex 7 LVDS SERDES User Guide: M-Series

Get the latest and previous versions of this user guide. If an IP or software version is not listed, the user guide for the previous IP or software version applies.

### **1.1. LVDS SERDES Usage Modes**

You can use the M-Series LVDS SERDES through the LVDS SERDES Intel<sup>®</sup> FPGA IP. The LVDS SERDES IP supports four SERDES functional modes.

#### Table 1. Summary of the M-Series LVDS SERDES Usage Modes

All usage modes in this table support SERDES factors of 4 and 8.

Functional Mode	Description
Transmitter ( <b>TX</b> )	<ul> <li>The SERDES block acts as a serializer.</li> <li>A PLL generates these signals: <ul> <li>fast_clock</li> <li>load_enable</li> </ul> </li> </ul>
Non-DPA receiver ( <b>RX Non-DPA</b> )	<ul> <li>The SERDES block acts as a deserializer that bypasses the DPA and DPA-FIFO.</li> <li>A PLL generates the fast_clock signal.</li> <li>The SERDES captures the incoming data at the bit slip with the fast_clock signal. Therefore, you must ensure the correct clock-data alignment.</li> </ul>
DPA-FIFO receiver ( <b>RX DPA-FIFO</b> )	<ul> <li>The SERDES block acts as a deserializer that uses the DPA block.</li> <li>The DPA block uses a set of eight DPA clocks to select the optimal phase for sampling data.</li> <li>The DPA clocks run at the fast_clock frequency with each clock phase-shifted 45° apart.</li> <li>The DPA-FIFO, a circular buffer, samples the incoming data with the selected DPA clock and forwards the data to LVDS clock domain.</li> <li>The bit slip circuitry then samples the data and inserts latencies to realign the data to match the desired word boundary of the deserialized data.</li> </ul>
Soft-CDR receiver ( <b>RX Soft-CDR)</b>	<ul> <li>The LVDS SERDES IP forwards these clocks: <ul> <li>The optimal DPA clock (DPACLK) into the LVDS clock domain as the fast_clock signal.</li> <li>The rx_divfwdclk, produced by the local clock generator, to the device core.</li> </ul> </li> <li>Each bank has only 12 soft-CDR channels available. Refer to the device pin-out files to determine which pin pairs can support soft-CDR channels in each bank.</li> </ul>

#### **Related Information**

#### Agilex 7 Device Pin-Out Files

Each device pinout file lists the available GPIO-B banks for each package, the GPIO-B banks shared with the HPS and SDM, the DQ groups, the pin functions, and the pin locations.





# 2. Agilex 7 M-Series LVDS SERDES Architecture

Each GPIO-B bank in M-Series devices consists of two sub-banks. Each sub-bank contains its own  $V_{CCIO\_PIO}$  and PLL. Each LVDS SERDES pair has its own dynamic phase alignment (DPA) and SERDES circuitry blocks.

You can configure each SERDES channel as a transmitter or a receiver.

#### Table 2. Differential Pairs and Channel Mode Support in Each Bank and Sub-Bank

This table lists the number of SERDES channels supported. Refer to the device pin-out files for the exact location of the SERDES and Soft-CDR pins.

Total Transmitter or	Channel Mode	Maximum Pairs Per Sub-Bank	
Receiver Pairs Per Bank		Top Index Sub-Bank	Bottom Index Sub-Bank
47 <sup>(2)</sup>	Transmitter	24	24
	DPA	24	24
	Non-DPA	24	24
	Soft-CDR	4	8

#### **Related Information**

- Agilex 7 Device Pin-Out Files Each device pinout file lists the available GPIO-B banks for each package, the GPIO-B banks shared with the HPS and SDM, the DQ groups, the pin functions, and the pin locations.
- I/O PLLs Driving LVDS SERDES Transmitter and Receiver Channels on page 61

<sup>(2)</sup> One LVDS SERDES pair is used for the reference clock.

ISO 9001:2015 Registered

<sup>&</sup>lt;sup>©</sup> Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

<sup>\*</sup>Other names and brands may be claimed as the property of others.



### 2.1. Agilex 7 M-Series GPIO-B Banks, SERDES, and DPA Locations

The GPIO-B banks are located at the top and bottom I/O bank rows.

#### Figure 1. M-Series I/O Bank Structure (Die Top View)

This figure shows the GPIO-B bank structure of the M-Series device. The figure shows the view of the die as shown in the Quartus<sup>®</sup> Prime **Chip Planner**. In the **Pin Planner**, this corresponds to the "Bottom View". Different device packages have different number of GPIO-B banks. Refer to the device pin-out files for available GPIO-B banks and the locations of the SDM shared and HPS shared GPIO-B banks for each device package.



#### **Related Information**

#### Agilex 7 Device Pin-Out Files

Each device pinout file lists the available GPIO-B banks for each package, the GPIO-B banks shared with the HPS and SDM, the DQ groups, the pin functions, and the pin locations.





# **2.2. SERDES Blocks, Modes, and Clock Domains**

#### Figure 2. SERDES Circuitry

This figure shows a transmitter and receiver block diagram for the SERDES circuitry with the interface signals of the transmitter and receiver data paths. The figure shows a transmitter and a receiver sharing an I/O PLL as they are in the same sub-bank and using the same I/O PLL resource. In single data rate (SDR) and double data rate (DDR) modes, the data widths are 1 and 2 bits, respectively.



#### Table 3. Supported Modes, Blocks, and Clocks for the Data Paths

Data Path	Mode	Block	Clock Domain	
Transmitter	тх	Serializer	SERDES clock domain	
Receiver	DPA-FIFO	DPA	DPA clock domain	
		Synchronizer	DPA-SERDES clock domain crossing	
		Bit Slip	SERDES clock domain	
		Deserializer	SERDES clock domain	
	Non-DPA	DPA	Not used	
		Synchronizer	Not used	
		Bit Slip	SERDES clock domain	
		Deserializer	SERDES clock domain	
			continued	





Data Path	Mode	Block	Clock Domain
	Soft-CDR	DPA	DPA clock domain
		Bit Slip	DPA clock domain
		Deserializer	DPA clock domain





# 3. Agilex 7 M-Series LVDS SERDES Transmitter

The M-Series LVDS SERDES transmitters are dedicated circuitries.

Each dedicated transmitter circuitry consists of:

- A transmitter buffer
- A serializer
- PLL shared with other SERDES within the same I/O bank

#### Table 4. Dedicated Circuitry and Features of the LVDS SERDES Transmitter

Dedicated Circuitry / Feature	Description
Differential I/O buffer	Supports True Differential Signaling I/O standard, which is compatible with LVDS, RSDS, SLVS, and Mini-LVDS.
Serializer <sup>(3)</sup>	4-bit or 8-bit <sup>(4)</sup> wide serializer
Phase-locked loops (PLLs)	Clocks the registers
Programmable V <sub>OD</sub>	Adjusts the output voltage swing
Programmable pre-emphasis	Boosts output current

## 3.1. LVDS SERDES Transmitter Blocks

In the M-Series LVDS SERDES transmitter, the serializer receives up to 8  $bits^{(4)}$  wide parallel data from the FPGA fabric.

#### Figure 3. LVDS SERDES Transmitter



<sup>(3)</sup> Serialization factors of 1 and 2 are supported through the GPIO Intel FPGA IP.

<sup>&</sup>lt;sup>©</sup> Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



<sup>&</sup>lt;sup>(4)</sup> Serialization factor of 8 is available only in M-Series FPGAs production devices.



- The serializer clocks the data into the registers and serializes the data using a multiplexer.
- The I/O PLL that drives the data to the differential buffer clocks the shift registers.
- The multiplexer transmits the MSB of the parallel data first.

*Note:* The PLL that drives the SERDES channel must operate in integer PLL mode.

### 3.2. Serializer

The serializer consists of two sets of registers. The first set of registers (FIFO) captures the parallel data from the core using the LVDS fast clock and then transfers the data to the serializer block. The MSB of the serializer feeds the LVDS SERDES output buffer. Consequently, higher order bits precede lower order bits in the output bitstream.

#### Figure 4. LVDS SERDES ×8 Serializer Bit Position

This figure shows the waveforms specific to the serialization factor of 8. These are functional waveforms and do not convey timing information.



#### Table 5. LVDS SERDES Serializer Signals

Signal	Description
tx_in[7:0]	Data for serialization (Supported serialization factors: 4 and 8 <sup>(5)</sup> )
fast_clock	Clock for the transmitter
tx_out	LVDS SERDES output data stream

### 3.2.1. Serializer Bypass for DDR and SDR Operations

The I/O element (IOE) contains two data output registers. Each data output register can operate in double data rate (DDR) or single data rate (SDR) mode. Use the GPIO Intel FPGA IP to bypass the serializer and operate in DDR and SDR modes.

<sup>&</sup>lt;sup>(5)</sup> Serialization factor of 8 is available only in M-Series FPGAs production devices.





#### Figure 5. Serializer Bypass

This figure shows the serializer bypass path.



#### Table 6. SDR and DDR Transmitter Modes

Mode	Description	
SDR (×1)	<ul> <li>The IOE data width is 1 bit.</li> <li>Serialization factor of 1.</li> <li>Registered output path requires a clock.</li> <li>Data is passed directly through the IOE.</li> </ul>	
DDR (×2)	<ul> <li>The IOE data width is 2 bits.</li> <li>Serialization factor of 2.</li> <li>The GPIO IP requires a clock.</li> <li>tx_inclock clocks the IOE register.</li> </ul>	

#### **Related Information**

GPIO Intel FPGA IP, Intel Agilex<sup>®</sup> 7 General-Purpose I/O User Guide: M-Series

## 3.2.2. Differential I/O Bit Position

#### Table 7. Differential Bit Naming

This table lists the differential bit naming conventions for 12 differential channels. The MSB and LSB positions increase with the number of channels a system uses.

Transmitter Channel Data Number	Internal 8-Bit Parallel Data	
	MSB Position	LSB Position
1	7	0
2	15	8
3	23	16
4	31	24
5	39	32
6	47	40
7	55	48
8	63	56
9	71	64
		continued

以上内容仅为本文档的试下载部分,为可阅读页数的一半内容。如 要下载或阅读全文,请访问: <u>https://d.book118.com/66805102514</u> 3006116