

Application Note AN 17-001

Revision:	00
Issue date:	2017-01-27
Prepared by:	Niklas Hofstötter
Approved by:	Joachim Lamp

Keyword: SEMIX, SKYPER, press-fit, parallel, current sharing, central driver, individual driver, jitter, common emitter, delay time

IGBT Modules in Parallel Operation with Central and Individual Driver Board

1. General.....	1
2. Definition of Terms	2
3. Essential Factors Influencing Asymmetrical Current Distribution.....	2
4. Experimental Setup	3
5. Measurement Method.....	4
5.1 Double pulse test	4
5.2 Inverter operation	4
5.3 Test conditions	5
6. Influence of the Impedances on the Current Distribution.....	5
6.1 Static current distribution	5
6.1.1 Parasitic inductances	7
6.1.2 Load inductance.....	7
6.1.3 Inductive coupling.....	8
6.2 Dynamic current distribution.....	9
6.3 Current sharing symmetry effect during the common conduction phase of the semiconductors.....	11
6.4 Current distribution with inverter operation.....	13
7. Influence of Driver Concepts on the Power Distribution	15
7.1 Influence of the individual drivers on the dynamic current distribution	15
7.1.1 Differences in signal propagation times	15
7.1.2 Jitter	16
7.1.3 Differences in gate-emitter voltages.....	17
7.2 Influence of the central driver on the dynamic current distribution	18
7.2.1 Gate resistor.....	18
7.2.2 Emitter resistor.....	18
7.2.3 Emitter feedback.....	19
7.3 Additional gate drive components	20
8. Summary	22

1. General

Parallel circuits are always necessary when the performance criteria of a single component are insufficient. This starts at the microscopic chip level with several 100,000 individual IGBT cells, then further in the module by the parallel connection of chips and continues at the circuit level by parallel connection of modules and entire inverter units. [2]

Maximum utilization of the switch unit resulting from parallel connection is achieved only with ideal static (i.e., during the conduction period) and dynamic (i.e., during the switching period) symmetry of the current. [2]

This application note gives an overview of the causes that can be attributed to an asymmetrical current distribution. It also serves as an aid to the effective parallel connection of IGBT power modules. The focus is on the influence of the driver concept used (individual or central driver) as well as the impedances contained in a system.

For further information, please refer to the SEMIKRON® "Application Manual Power Semiconductors" [2].

2. Definition of Terms

Static current distribution

In this application note, the static current distribution is the current distribution during the common conducting phase of the parallel semiconductors or modules.

Dynamic current distribution

In this application note, the dynamic current distribution is to be understood as the current distribution during the switching operation of the parallel semiconductors or modules.


3. Essential Factors Influencing Asymmetrical Current Distribution

Table 1: Factors influencing asymmetrical current distribution			
		Static current distribution	Dynamic current distribution
Semiconductor	Saturation voltage $V_{CEsat} = f(i_C, V_{GE}, T_j)$ $V_F = f(i_F, T_j)$	x	
	Transfer characteristics $I_C = f(V_{GE}, T_j) g_{fs}$ $V_{GE(th)}$		x
	Internal gate resistors $i_C = f(V_{GE}(t))$		x
Module	Stray inductance of the commutation circuit L_σ		x
Driver	Jitter		x
	Cycle time		x
	Gate voltage (supply) $i_C = f(V_{GE}(t))$	x	x
Driver circuit	Stray inductance Gate $L_{\sigma G}$ $i_C = f(V_{GE}(t))$		x
	Stray inductance Emitter $L_{\sigma E}$ $i_C = f(V_{GE}(t))$		x
	Gate resistors $i_C = f(V_{GE}(t))$		x
	Emitter coupling, with shared emitter path		x
Design	Load circuit impedance	x	
	Cooling conditions $I_C = f(V_{GE}, T_j) g_{fs}$	x	

4. Experimental Setup

The investigations regarding the current distribution were carried out on a phase module, consisting of four SEMIX®603GB12E4p modules connected in parallel. Figure 1 shows the individual driver concept on the left and the concept with a central driver on the right-hand side.


Figure 1: Phase module with individual drivers (left) and central driver (right)



The individual driver concept is based on the SKYPER12 press-fit driver especially developed for the SEMIX® press-fit module. Each of the four drivers has its own primary and secondary side with its associated output stage. Every one of the output stages controls one of the four parallel SEMIX®603GB12E4p modules. The four individual drivers are connected on the primary side via an adapter board, which interfaces the signals from the higher-level control unit to the individual drivers.

The core of the concept with the central driver is a SKYPER® 42 LJ R, which is directly connected to the higher-level control unit. An adapter board serves as an interface to the four SEMIX® modules. On this board are located the gate and emitter resistors as well as the gate protection circuits. Each module switch has its own gate circuit, which is controlled by the central secondary stage of the SKYPER® 42 LJ R.

Figure 2: Modules with individual drivers (left) and central driver (right)



The coloured markings of the module positions in Figure 2 serve as an orientation aid. They correspond to the colours of the traces in the diagrams of this application note.


5. Measurement Method

The influence of the various factors on the current distribution was determined using two different measuring methods. On the one hand, the double pulse method, which is well suited for characterising the switching behaviour of semiconductors. On the other hand, the inverter operation, which maps the load of the semiconductors or modules in close reference to the application.

5.1 Double pulse test

Figure 3 shows the basic setup of the double pulse test for the BOT IGBT (left) and the TOP IGBT (middle). During this measurement the corresponding IGBT is switched on and off twice. At the end of the first pulse, the turn-off behaviour can be characterised, at the beginning of the second pulse the turn-on behaviour of the IGBT.


Figure 3: Functional diagram of the double pulse test



5.2 Inverter operation

The inverter operation was carried out in a single phase, H-bridge configuration with an inductive load. In contrast to the double pulse method, in the inverter mode the semiconductors are continuously controlled via a pulse-width-modulated signal. The temperature dependency of the power semiconductors is to be considered as an additional influencing factor on the current distribution during inverter operation.

Figure 4: Functional diagram of the inverter operation



5.3 Test conditions

Table 2: Test conditions for double pulse test and inverter operation			
Letter symbol	Double pulse test	Inverter operation	Unit
T_j	125	---	[°C]
T_{sense}	---	80	[°C]
$I_{C,sum}$	2400	---	[A]
I_{AC}	---	1000	[A]
V_{CE}	600	---	[V]
V_{DC}	---	600	[V]
$V_{G(on)}$	15	15	[V]
$V_{G(off)}$	-8	-8	[V]
f_{sw}	---	3	[kHz]
L_{load}	30 (15)	250	[μH]

6. Influence of the Impedances on the Current Distribution

The impedances contained in a system and thus the mechanical design of the system bears considerable influence on the current distribution between parallel connected modules. The reasons for this are, on the one hand, the differences in the impedance values of the individual current paths, which result from the asymmetry of the design. On the other hand, the spatial position of the individual components relative to each other and the resulting inductive couplings influence the current distribution.

By choosing a smart design, the effects of the influencing factors can be significantly reduced. The more symmetrical the structure of the system, the more symmetrical is the current distribution.

In this chapter the influence of the system design is considered independently of the driver concepts. The influences that the mechanical design exerts only in connection with one of the two driver concepts are explained in chapter 7. The measuring results shown below are determined using the individual driver setup, but are valid for both driver concepts. For the theoretical considerations, it is always assumed that only semiconductors or modules with identical characteristics are connected in parallel.

6.1 Static current distribution


In this application note the influence of the parasitic inductance of the load circuit on the current distribution is investigated. For the sake of completeness, however, the effect of differences in the forward voltage is also to be mentioned:

Modern IGBTs have a positive temperature coefficient (PTC). That is, the saturation voltage increases with the temperature at the same current. This has a pro-symmetrical effect: The IGBT, which takes more current because of lower forward voltage, becomes warmer, the saturation voltage increases and the current is transferred to the parallel IGBT.

Most diodes are considered to have a negative temperature coefficient (NTC) in their rated current range. This behaviour leads to higher current asymmetry than with PTC characteristic. It may be sensible to select diodes according to the forward voltage V_F for the parallel circuit.


The static and also dynamic differences are minimised for chips within a given production lot, as they have been manufactured from similar silicon under the same manufacturing conditions. Therefore, it is wise to select modules with similar date codes for paralleling.

**Figure 5: IGBT V_{CEsat} characteristic (450A nominal current, left)
Diode V_F characteristic (450A nominal current, right)**



The influence of the parasitic inductances is described mathematically by means of the simplified equivalent circuit diagram shown in Figure 6. It consists of two parallel current paths and a current source from which the current $I_{load}(t)$ flows. $L_{\sigma 1}$ and $L_{\sigma 2}$ represent the sum of all parasitic inductances of a current path, R_1 and R_2 represent the sum of all ohmic resistances.

Figure 6: Equivalent circuit diagram of two parallel current paths



In order to describe the current distribution with the terms listed below, three assumptions must be made.

- (1) The rising current dI_{load}/dt is constant during the common conductance phase of the IGBTs and is determined by the behaviour of the current source V_1 .
- (2) The influence of the ohmic resistances on the current distribution is negligible $R_1 = R_2 = R$.
- (3) The load current $I_{load}(t)$ is zero for the period $t \leq 0$ [3].

$$I_1(t) = \frac{I_{load}(t)}{2} - \Delta I \cdot (1 - e^{-t/\tau}) \quad I_2(t) = \frac{I_{load}(t)}{2} + \Delta I \cdot (1 - e^{-t/\tau}) \quad \text{with: } \Delta I = \frac{L_{\sigma 1} - L_{\sigma 2}}{4R} \cdot \frac{dI_{load}}{dt}$$

$$\tau = \frac{L_{\sigma 1} + L_{\sigma 2}}{2R}$$

$$I_1(t) \approx \frac{L_{\sigma 2}}{L_{\sigma 1} + L_{\sigma 2}} \cdot I_{load}(t) \quad I_2(t) \approx \frac{L_{\sigma 1}}{L_{\sigma 1} + L_{\sigma 2}} \cdot I_{load}(t) \quad \text{for: } t \ll \tau$$

$$I_1(t) \approx \frac{I_{load}(t)}{2} - \Delta I \quad I_2(t) \approx \frac{I_{load}(t)}{2} + \Delta I \quad \text{for: } t \gg \tau$$

The formulas show that the current divider of the branch inductances determines the current asymmetry for times $t \ll \tau$. As the time increased $t \gg \tau$ the two branch currents, at a distance of ΔI , extend parallel to half the load current $I_{load}(t)/2$. The magnitude of ΔI is dependent on the difference of the branch inductances $L_{\sigma 1} - L_{\sigma 2}$, the sum of the ohmic branch resistances and the current rise time dI_{load}/dt . The current rise time, in turn, in the real application is decisively determined by the level of the DC-bus voltage and the magnitude of the load inductance.


6.1.1 Parasitic inductances

The diagrams shown in Figure 7 show the influence of the parasitic inductances on the static current distribution. Both measurements were performed under identical conditions except for the position of the load cable connector on the AC busbar.

The left diagram shows the current distribution on the four modules, for the case of the load connected centrally to the AC busbar. The right diagram shows the current distribution for the case of an off-centre connected load to the AC busbar.

The variation of the load connection changes the absolute magnitudes of the parasitic inductances as well as their relationships to each other. The current path, which is furthest away from the common load connection, has the largest inductance; the current path closest to the common load connection shows the lowest inductance. The resulting asymmetrical, inductive current divider, in this case, causes an increase of the current through the right module of approximately 20%, referenced to the nominal current $I_{C,sum}/4$.

Figure 7: Measurements of the influence of parasitic inductances



6.1.2 Load inductance


In addition to the parasitic inductances, the size of the load inductance also influences the symmetry of the current distribution. The reason for this is the dependence of the slope of the load current on the load inductance $dI_{load}/dt = V_{DC}/L_{load}$. The smaller the inductance of the load, the steeper the increase of the load current and the greater is the asymmetry of the current distribution, in the case of an off-centre load connection.

This must be taken into account when evaluating the results of the double pulse test. This is often carried out using a smaller load inductance than that used in the actual application. An inverter test under appropriate application relevant conditions is the better evaluation basis for the current distribution in normal operation. In addition, the semiconductors heat up due to the continuous load during the inverter operation. Depending on the chosen operating point and on the external cooling conditions, different junction temperatures result in the semiconductors, which in turn influences the current distribution.

The left oscillogram in Figure 8 shows the current distribution with the double pulse test with a load inductance reduced to half, compared to the measurement from chapter 6.1.1. (right diagram). As in the case of the measurement from chapter 6.1.1 the load is also connected off-centre here and results in an asymmetrical current distribution. The raise in the current through the right module increases to about 30% from approx. 20% (measurement from chapter 6.1.1) due to the lower load inductance. Considering the results of the converter operation, however, which was carried out with the same off-centre position of the load connection, an asymmetrical current distribution of only approximately 2% rms relative to the nominal current $I_{AC}/4$, occurs.

Due to the positive temperature coefficient of the IGBT collector-emitter voltage (VCE) and the higher load inductance, the current distribution in the inverter mode is much better than in the double pulse test with a low load inductance.


Figure 8: Measurements of the influence of the load inductance



6.1.3 Inductive coupling


Just as important as a symmetrical design is the arrangement of the current conducting components in the system. An illustration is the example shown in Figure 9, in which the load cable is connected to the right side of the AC busbar. Contrary to the previous measurements, the load cable does not run from the AC-busbar at 90° but in parallel in the immediate vicinity of the AC-busbar and leaving to the left.

Figure 9: Equivalent circuit diagram of four parallel current paths with inductive coupling



Assuming that all inductances depicted in the equivalent circuit have the same value and there is no inductive coupling between the load cable and the AC busbar, the current path with the smallest impedance is located on the right and the current path with the largest impedance on the left side. Accordingly, a current distribution should result corresponding to the right hand trace of Figure 7. The actual current distribution, which results from the inductive couplings M_1 , M_2 and M_3 between the load cable and the AC busbar, is depicted in Figure 10.

Figure 10: Influence of inductive coupling



The equivalent circuit diagram on the left-hand side in Figure 10 is used to illustrate this effect. It shows two parallel current paths with a coupling between the parasitic inductance of the AC busbar $L_{\sigma 12}$ and the parasitic inductance of the load cable $L'_{\sigma 12}$. The coupling between the two inductances is symbolised by a voltage source with a terminal voltage $M_1 \cdot di_{Load}/dt$.

If a current changing over time flows through $L'_{\sigma 12}$ this induces a voltage along the AC busbar due to the inductive coupling. Caused by this voltage, a circular current I_{12} flows counter clockwise through the network consisting of $L_{\sigma 1}$, R_1 , $L_{\sigma 12}$, R_2 and $L_{\sigma 2}$. The superposition of the circular current with the load currents leads to the current distribution shown in Figure 10.

The outcome of this effect is proportional to the factor of the inductive coupling. This, in turn, is dependent on the distance between the current-carrying conductors and their position relative to one another. If the distance between the AC busbar and the load cable increases, the coupling factor decreases due to the magnetic field lines becoming weaker with the distance. The effect can be completely eliminated by moving the load cable perpendicularly away from the AC busbar, since the magnetic field lines extend parallel to the AC busbar.


6.2 Dynamic current distribution

Dynamic current distribution is mainly determined by the different switching times of the modules operated in parallel and thus by the characteristics of the drivers, the gate circuit and the semiconductor elements. The mechanical design has a direct influence on the dynamic current distribution only when the commutation sequences take place across the modules. For cross-module commutation processes, the guiding principle applies: "The more symmetrical the mechanical design of the system, the more symmetrical is the current sharing".

This application note is based on the case of module-internal commutation, in which the mechanical design of the system is not the cause for the asymmetrical current distribution but affects the degree of asymmetry.

Figure 11 on the left side shows the typical current profile for modules which are operated in parallel but not exactly simultaneous. To highlight this effect, the BOT switch of a module (red curve) was switched on with a delay of 100ns. The time-delayed switching leads to an asymmetrical dynamic current distribution between the modules in the negative part of the cycle, whereas the current distribution is symmetrical in the positive half-wave. The right side of the figure shows a turn-on sequence of the parallel BOT IGBTs during the negative half cycle of the output current. The IGBT, which last changes from the non-conducting to the conducting state, takes up significantly less current at the beginning of the common conduction phase, since the IGBTs, which turn on first, take over a part of the total current.

Figure 11: Measurement of the influence of different switching time on the dynamic current distribution



The influence of the mechanical design on the dynamic current asymmetry is described by the equivalent circuit diagram shown in Figure 12. This consists of two parallel connected modules with identical characteristics. L_1 and L_2 symbolise the sum of the inductances, R_1 and R_2 the sum of the resistances which are located in the AC branches. For the sake of simplicity, both L_1 and L_2 , as well as R_1 and R_2 have identical values, where: $L_1 = L_2$ and $R_1 = R_2$. L_{load} represent the inductive load of the common AC output through which the total current $I_{AC}(t)$ flows.

The voltage $V_{L12}(t)$ leads to a change in the currents $I_1(t)$ and $I_2(t)$, which can be calculated using the following equation.

$$I_{1,2}(t_1) = \frac{I_{AC}(t_0)}{2} \pm \frac{U_{L12}(t)}{L_1 + L_2} \cdot (t_1 - t_0) \quad \text{for: } t_0 \leq t < t_1$$


The term shows that by introducing additional inductance, for example by means of longer load cables at the AC terminals of the modules, the rise time di_1/dt bzw. di_2/dt can be reduced. Thus, with an identical delay time and an identical voltage drop across the inductances L_1 and L_2 , a smaller difference between $I_1(t_1)$ and $I_2(t_1)$ results.

6.3 Current sharing symmetry effect during the common conduction phase of the semiconductors

If the current has been unevenly distributed between the parallel current paths during the commutation phase, the currents will completely or partially recombine during the common conducting phase of the IGBTs.


The effect of current sharing is explained below using the example of two identical modules which are operated in parallel. Figure 14 shows the corresponding simplified equivalent circuit diagram, analogue to the one in Figure 12.

Figure 14: Equivalent circuit diagram for two parallel modules



The diagram in Figure 15 shows the calculated current profiles of $I_1(t)$ or $I_2(t)$ for three different values of the inductances L_1 or L_2 respectively. The inductance for the calculation of $I_1(t)$ or $I_2(t)$ corresponds to the value L , for the calculation of $\dot{I}_1(t)$ or $\dot{I}_2(t)$ to the value $3.3 \cdot L$ and for the calculation of $\tilde{I}_1(t)$ and $\tilde{I}_2(t)$ to the value $67 \cdot L$. The resistance values R_1 bzw. R_2 are identical for all three calculations.

Figure 15: Current sharing symmetry effect as a function of L_1 and L_2 after switching on the IGBTs



The basis for the consideration is that IGBT T_1 turns on first, both IGBTs T_1 and T_2 are turned on at the time t_1 and the currents are divided according to the situation described in section 6.2.

$$I_{1,2}(t_1) = \frac{I_{AC}(t_1)}{2} \pm \Delta I(t_1)$$

The inductances L_1 and L_2 can be neglected at time t_1 , the point of inflection of the currents $I_1(t)$ and $I_2(t)$. At the node K_1 a voltage of $V_{DC} - I_1(t_1) \cdot R_1$ will result and at the node K_2 a voltage of $V_{DC} - I_2(t_1) \cdot R_2$, relative to the DC- potential. The resulting voltage $V_{L12}(t)$ between the nodes can be calculated as follows.

$$V_{L12}(t_1) = -I_1(t_1) \cdot R_1 + I_2(t_1) \cdot R_2$$

The voltage $V_{L12}(t)$ increases the driving voltage across the inductor L_2 and simultaneously reduces the driving voltage across the inductor L_1 . This leads to both currents converging to the value $I_{AC}(t)/2$. The course of the currents can be expressed by the following terms.

$$I_1(t) = \frac{I_{AC}(t_1)}{2} + \left[I_1(t_1) - \frac{I_{AC}(t)}{2} \right] \cdot e^{-\frac{R_1 + R_2}{L_1 + L_2} \cdot (t - t_1)} \quad \text{for: } t > t_1$$

$$I_2(t) = \frac{I_{AC}(t_1)}{2} + \left[I_2(t_1) - \frac{I_{AC}(t)}{2} \right] \cdot e^{-\frac{R_1 + R_2}{L_1 + L_2} \cdot (t - t_1)} \quad \text{for: } t > t_1$$

The equations show that the convergence speed of the currents $I_1(t)$ and $I_2(t)$ is determined by the ratio of the sum of the resistors R_1 and R_2 to the sum of the inductances L_1 and L_2 .

$$\tau = \frac{L_1 + L_2}{R_1 + R_2}$$

If the sum of the inductances L_1 and L_2 increases, then the time constant τ increases and the convergence speed of the currents $I_1(t)$ and $I_2(t)$ decreases. The time available for the currents $I_1(t)$ and $I_2(t)$ to approach the value $I_{AC}(t)/2$ is limited by the next switching operation of the semiconductors and thus by the clock

以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：<https://d.book118.com/716012053113010240>