

Intel[®] Processor Graphics Gen11 API Developer and Optimization Guide

Version 1.0

1. Introduction
2. Intel® Gen11 Architecture Highlights
 - 2.1 Tile-Based Rendering
 - 2.2 Coarse Pixel Shading
 - 2.3 High Dynamic Range Displays
 - 2.4 Adaptive Sync—Variable Refresh Rate
3. Tools for Performance Analysis
 - 3.1 Intel® Graphics Performance Analyzers
 - 3.1.1 System Analyzer/Heads-Up Display Overlay
 - 3.1.2 Graphics Frame Analyzer
 - 3.1.3 Graphics Trace Analyzer
 - 3.1.4 Additional Intel® GPA Resources
 - 3.2 VTune™ Amplifier
 - 3.2.1 Automatic DirectX* Frame Detection for Windows*
 - 3.2.2 Frame and Event API
4. Performance Recommendations for Intel® Processor Graphics Gen11
 - 4.1 Configuring Graphics Pipeline State
 - 4.2 Resource Binding
 - 4.3 Render Targets and Textures
 - 4.3.1 General Guidance
 - 4.3.2 UAVs and SSBOs
 - 4.3.3 Anti-Aliasing
 - 4.4 Resource Barriers
 - 4.5 Command Submissions
 - 4.6 Optimizing Clear, Copy, and Update Operations
 - 4.7 Geometry Transformation
 - 4.8 Tile-Based Rendering
 - 4.9 Shader Optimizations
 - 4.9.1 General Shader Guidance
 - 4.9.2 Texture Sampling
 - 4.9.3 Constants
 - 4.9.4 Temporary Register Variable Usage

4.9.5 Compute Shader Considerations

4.9.6 Wave Intrinsics

4.10 Frame Presentation

5 Design for Low Power

5.1. Idle and Active Power

5.2 Analysis Tips

5.2.1 Investigating Idle Power

5.2.2 Active Power and Speed Shift

5.2.3 When and How to Reduce Activity

5.2.4 Scale Settings to Match System Power Settings and Power Profile

5.2.5 Run as Slow as You Can While Remaining Responsive

5.2.6 Manage Timers and Respect System Idle, Avoid Tight Polling Loops

5.2.7 Multithread Sensibility

5.3 Use of SIMD

5.4 Power Versus Frame Rate

6 Additional Resources on Intel® Developer Zone and Game Dev Websites

6.1 Intel® Software Developer Zone and Game Dev Websites

6.2 Dynamic Resolution Rendering

6.3 Checkerboard Rendering

6.4 Conservative Morphological Anti-Aliasing 2.0

6.5 Adaptive Screen Space Ambient Occlusion

6.6 GPU Detect

6.7 Fast ISPC Texture Compression

6.8 Additional Resources

1. Introduction

This document presents developer guidance and optimization methods for the graphics hardware architecture of Intel® Processor Graphics Gen11. It provides developers best practices to most effectively harness the architecture's capabilities and peak performance. The document also provides specific API guidance for using the latest graphics APIs on Intel Processor Graphics Gen11.

The intended audience of this guide is developers who seek to optimize their interactive 3D rendering applications for Gen11. It is assumed that the developer has a fundamental understanding of the graphics API pipelines for Microsoft [DirectX* 12](#), [Vulkan*](#), and/or [Metal 2](#). Gen11 also supports the [DirectX 11](#) and [OpenGL*](#) graphics APIs; however, there are performance benefits and lower CPU overhead for applications that use the newer and lower level APIs such as DirectX12, Vulkan, and Metal 2, and also new graphics architecture features that are only available in these APIs.

2. Intel® Gen11 Architecture Highlights

Gen11 offers improved performance and efficiency over Gen9, and new features such as coarse pixel shading, tile-based rendering, and new display controller features. In addition, Gen11 offers the following improvements over previous generations:

- Compute capabilities that deliver up to a teraflop of performance
- Significantly lower shared local memory (SLM) latency
- Larger L3 cache size
- Increased memory bandwidth
- Improved multisample anti-aliasing (MSAA) performance

For a more in-depth overview of the Gen11 architecture and new features, see the [Intel® Processor Graphics Gen11 Architecture](#) guide.

2.1 Tile-Based Rendering

Gen11 implements a tile-based rendering solution known as position only shading tile-based rendering (PTBR). The motivation of tile-based rendering is to reduce memory bandwidth by efficiently managing multiple render passes to data per tile. In order to support tile-based rendering, Gen11 adds a parallel geometry pipeline that acts as a tile binning engine. It is used ahead of the render pipeline for visibility binning pre-pass per tile. It loops over geometry per tile and consumes visibility stream for that tile. PTBR uses the L3 cache to keep per tile data on die, reducing external memory bandwidth. For more information, refer to the architecture guide or talk with an Intel application engineer to see if your workload will benefit.

以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：<https://d.book118.com/878061061143006116>