

# AHDL 训练教程

哈尔滨工业大学威海校区  
戴伏生

# 什么是 AHDL

## ■ Altera Hardware Description Language

- 由 Altera 企业开发
- 集成到 Altera 的软件 Max+Plus II
- 用语言描述硬件来替代图形
  - 修改更轻易
  - 易于维护
- 非常适合于
  - 复杂的组合逻辑
    - BCD 到 7 段转换
    - 地址解码
  - 状态机
  - 其他你想要的.....

# 继续...

- 就象图形输入一样轻易
  - 强有力的HDL (硬件描述语言)
  - VHDL, Verilog HDL 等等.

# 怎样用ADHL

- 用任何文本编辑器建立这个文件
  - Altera 软件 Max+Plus II 提供文本编辑器

按这个键






继续.....

■ 用 name.TDF保存你的ADHL文件

必须  
一样



# 继续...

The image shows a screenshot of the MAX+plus II software interface. At the top, there is a menu bar with options: MAX+plus II, File, Edit, Templates, Assign, Utilities, Options, Window, and Help. Below the menu bar is a toolbar with various icons. The main window is titled 'daisy.tdf - Text Editor' and contains the following Verilog code:

```
SUBDESIGN daisy
(
  /local_request : INPUT;
  /local_grant   : OUTPUT;
  /request_in   : INPUT;      % from lower priority %
  /request_out  : OUTPUT;     % to higher priority %
  /grant_in     : INPUT;     % from higher priority %
)
```

Below the text editor, there is a 'Compiler' window. It features several buttons: Compiler Netlist Extractor, Database Builder, Logic Synthesizer, Partitioner, Filter, Timing SNF Extractor, and Assembler. A progress bar is visible below these buttons, showing a red bar at approximately 50% completion. Below the progress bar are 'Start' and 'Stop' buttons.

At the bottom of the compiler window, there is a 'Messages - Compiler' section. It displays the following information:

- Info: Selecting a device from 'MAX7000' family for AUTO device 'daisy'
- Info: Chip 'daisy' successfully fit into AUTO device


Below the messages, there are navigation buttons: 'Message' (0 of 2), 'Locate in Floorplan' (checkbox), 'Locate' (0 of 0), and 'Locate All'. A 'Help on Message' button is also present.

A small dialog box titled 'MAX+plus II - Compiler' is open in the foreground, displaying the message: 'Project compilation was successful' with '0 errors' and '0 warnings'. It has an 'OK' button.

按这个图标

# 编译期间的错误定位

## ■ 以便的错误定位



错误位置

点按错误信息

点按定位键





# 一般的AHDL格式

```
SUBDESIGN decode1
```

```
( input_pin_name : INPUT;
```

```
input_bus_name[15..0] : INPUT;
```

```
output_pin_name : OUTPUT;
```

```
output_bus_name : OUTPUT;
```

```
)
```

```
BEGIN
```

```
ouptut_pin_name = input_pin_name;
```

```
output_bus_name = input_bus_name;
```

```
END;
```


关键字

定义I/O口

逻辑

AHDL 格式

# 你的第一种AHDL设计 – 地址解码器



SUBDESIGN decode1

( a[3..0] : input;

chip\_enable : output;

)

begin

chip\_enable = (a[3..0] == H"7");


end;

Chip\_enable = a0 & a1 & a2 & !a3

# 为何我用AHDL替代图形

- 轻易编辑
- Document during the coding
- 我想解码 H"A" 不是 H"7"

Chip\_enable = !a0 & a1 & !a2 & a3



需要更多的工作去修改

SUBDESIGN decode1

```
( a[3..0] : input;  
  chip_enable : output;  
)  
begin  
  chip_enable = (a[3..0] == H"A");  
end;
```


Self Explain the Function

唯一的改动

# 其他

```
SUBDESIGN decode1  
( a[3..0] : input;  
  chip_enable : output;  
)  
begin  
  chip_enable = (a[3..0] == B"1x0x");  
end;
```

某些无关位写X忽视



# 需要你懂得的某些事情

- 加： $+$
- 减： $-$
- 数字恒等： $==$
- 不等于： $!=$
- 不小于： $>$
- 不小于或等于： $>=$
- 不不小于： $<$
- 不不小于或等于： $<=$
- 逻辑或： $\#$
- 逻辑与： $\&$

# 用常数函数

- 假如相同的数值，字符串或数学体现式在一种文件出现几次就用常数
- 优点
  - 被变化只需申明一次

在 **SUBDESIGN**  
关键字之前定义  
**CONSTANT**

```
CONSTANT IO_ADDRESS = H"A";
```

```
SUBDESIGN decode1
```

```
( a[3..0] : input;
```

```
  chip_enable : output;
```

```
)
```

```
begin
```


```
chip_enable = (a[3..0] == IO_ADDRESS);
```

```
if (a[3..0] == IO_ADDRESS) then
```

```
.....
```

```
end;
```


编辑一种地方就全部编辑







# 实现组合逻辑




$out1 = a0 \& !a1$

$out2 = a0 \& !a1 \# b$

AHDL ?

```
SUBDESIGN decode1
( a0, a1, b : input;
  out1, out2 : output;
)
begin
  out1 = a0 & !a1;
  out2 = out1 # b;
end;
```

# 定义NODEs



$out2 = a0 \& !a1 \# b$   
 $out3 = a0 \& !a1 \& d$

AHDL ?

```
SUBDESIGN decode1  
( a0, a1, b, d: input;  
  out2, out3 : output;  
)
```

variable

**temp : node;**

begin


temp = a0 & !a1;

out2 = **temp** # b;

out3 = **temp** & d;

end;

# 总线操作



```
SUBDESIGN decode1  
( a[3..0], b[3..0] : input;  
  out[3..0] : output;  
)  
begin  
  out0 = a0 & b0;  
  out1 = a1 & b1;  
  out2 = a2 & b2;  
  out3 = a3 & b3;  
end;
```

相同的功能  
但是更轻易

```
SUBDESIGN decode1  
( a[3..0], b[3..0] : input;  
  out[3..0]: output;  
)  
begin  
  out1[] = a[] & b[];  
end;
```

# 总线操作的更多内容

## 总线操作

$a[9..0]$ ,  $b[9..0]$

- $a[] = b[];$
- $a[7..4] = b[9..6];$        $a7=b9, a6=b8, a5=b7, a4=b6$
- $a[9..8] = VCC;$        $a[9..8]$  connect to VCC
- $a[9..8] = 1;$        $a[9..8] = B"01"$
- $a[9..8] = 2;$        $a[9..8] = B"10"$
- $a[9..8] = 3;$        $a[9..8] = B"11"$
- $a[3..0] = GND$        $a[3..0]$  connect to GND
- $a[3..0] = 0;$        $a[3..0] = B"0000"$
- $temp = b0 \& b1;$   
     $a[2..1] = temp$        $a2 = temp, a1 = temp$

# 高级总线操作

## ■ 总线Bus

– b[3..0]

- b3, b2, b1, b0 (有四个组员)
- **MSB** 是 b3, **LSB** 是b0

## ■ 阵列ARRAY BUS

– a[3..0][2..0]

- a3\_2, a3\_1, a3\_0, a2\_2, a2\_1, a2\_0, a1\_2, a1\_1, a1\_0, a0\_2, a0\_1, a0\_0 (有12个组员)
- **MSB** 是 a3\_2, **LSB** 是 a0\_0


a[3..2][1..0] = b[];

a3\_1 = b3      a3\_0 = b2  
a2\_1 = b1      a2\_0 = b0

← 这一种首先变化

# 真值表

i[3..0]	Segment 7
0	0
1	1
2	2
F	F



```

SUBDESIGN 7segment
(
    i[3..0]           : INPUT;
    a, b, c, d, e, f, g : OUTPUT;
)
BEGIN
    TABLE
        i[3..0] => a, b, c, d, e, f, g;

        H"0"    => 1, 1, 1, 1, 1, 1, 0;
        H"1"    => 0, 1, 1, 0, 0, 0, 0;
        H"2"    => 1, 1, 0, 1, 1, 0, 1;
        H"3"    => 1, 1, 1, 1, 0, 0, 1;
        H"4"    => 0, 1, 1, 0, 0, 1, 1;
        H"5"    => 1, 0, 1, 1, 0, 1, 1;
        H"6"    => 1, 0, 1, 1, 1, 1, 1;
        H"7"    => 1, 1, 1, 0, 0, 0, 0;
        H"8"    => 1, 1, 1, 1, 1, 1, 1;
        H"9"    => 1, 1, 1, 1, 0, 1, 1;
        H"A"    => 1, 1, 1, 0, 1, 1, 1;
        H"B"    => 0, 0, 1, 1, 1, 1, 1;
        H"C"    => 1, 0, 0, 1, 1, 1, 0;
        H"D"    => 0, 1, 1, 1, 1, 0, 1;
        H"E"    => 1, 0, 0, 1, 1, 1, 1;
        H"F"    => 1, 0, 0, 0, 1, 1, 1;


    END TABLE;
END;
    
```




做任何改动都很轻易

# IF-THEN-ELSE

```
SUBDESIGN priority
( low, medium, high : input;
  highest_level[3..0] : output;
)
begin
  if ( high == B"1" ) then
    highest_level[] = B"1000";
  elsif (medium == B"1" ) then
    highest_level[] = B"0100";
  elsif (low == B"1" ) then
    highest_level[] = B"0010";
  else
    highest_level[] = B"0001";
  end if;
end;
```



需要 4  
LCELL





# CASE 段

SUBDESIGN decoder

```
(low, medium, high : input;  
  highest_level[3..0] : output;  
)
```

variable

```
code[2..0] : node;
```

```
begin
```

```
code2=high;
```

```
code1=medium;
```

```
code0=low;
```

```
case code[] is
```

```
when 4 => highest_level[] = B"1000";
```


```
when 2 => highest_level[] = B"0100";
```

```
when 1 => highest_level[] = B"0010";
```

```
when others => highest_level[] = B"0001";
```

```
end case;
```

```
end;
```



这个段落怎么用

以上内容仅为本文档的试下载部分，为可阅读页数的一半内容。如要下载或阅读全文，请访问：  
<https://d.book118.com/987166153005006160>