网站大量收购独家精品文档,联系QQ:2885784924

Ultra_Thin_Copper_Foil_HDI.pdf

  1. 1、本文档共13页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Ultra_Thin_Copper_Foil_HDI.pdf

中国PCB 技术网 http :// Ultra Thin Copper Foil for HDI Applications H. P. Cheskis, S. F. Chen, W. L. Brenneman and T. Ozaki POSTED: 11/01/2004 The evolution of electronic products, which are smaller, faster, more functional and more cost-effective, has catalyzed the need for HDI technology. As this technology is more widely applied, the need for printed circuits with finer features, controlled geometry, fewer layers, and simplified wiring configurations becomes increasingly critical. In particular, IC substrates and chip-on-flex applications are leading technologies, which are pushing the limits of fine features, controlled geometry, and microvias. Figure 1 shows typical IC substrate and chip-on-flex products. Critical to producing these components is the availability of thinner laminates with ultra thin copper layers. Figure 1. Typical IC substrate and chip-on-flex devices. There are a number of approaches for achieving ultra thin copper for the aforementioned copper clad laminates (CCL). These are outlined as follows : Soft Etch: Thicker foils are laminated and then etched down to reduce the copper thickness before laser drilling and photo resist application. Reportedly, thickness control and coarse foil treatment height are issues, which subsequently can affect line width control associated with undercutting. Additive: In this process, polyimide films are metalized (sputtered) and then electroplated with a thin layer of copper. The negative aspects of this approach include pinholes, low peel strength after thermal cycling, and special etching chemistries can be required to remove the metalized layer. Semi-Additive: In this build-up approach, the dielectric is chemically roughened prior to the application of the elec

文档评论(0)

qspd + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档