alteraFPGA的设计流程概述.pptVIP

  • 65
  • 0
  • 约3.3万字
  • 约 183页
  • 2016-04-28 发布于湖北
  • 举报
* * * * * * * * * * * Note: * * * * * * Setup Slack analysis determines that data clocked by a launching edge has enough time to reach the destination register before the next capturing edge. The Clock Setup relationship (in the diagram above) refers to the distance in time between a launching edge and the closest subsequent capturing edge according to the user’s clock waveforms. It is determined by user clock settings (clock periods plus any offsets) and does NOT include skew. Skew comes from the Quartus II analysis of the physical FPGA clock paths, and is the difference between the short

文档评论(0)

1亿VIP精品文档

相关文档