- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
CMOS集成电路设计1研讨
June 20 - July 20, 2005 Dalian Institute of Technology, China Yann HU State of the Art in the Analog CMOS Circuit Design Yann-Yongcai HU Professor Institut Pluridisciplinaire Hubert Curien, Strasbourg, France University of Strasbourg, France Why Analog Processing? The “real”?or “physical” world is analog. Analog is an interface technology. In many applications, it’s in the critical path Example: RF receiver Pre-processing Filtering, amplification, frequency Translation DSP Demodulation, decoding Post processing Reconstruction filter, amplification Unique Challenges of Analogue Design Telecommunications and multimedia: RF, Microwave communications Portable telephony PC, Internet System on chip (SOC): MEMS Imagers Scientific Instrumentations: Space Applications Biomedical, High Energy, and Astrophysical applications Bipolar and CMOS technologies Bipolar process: An inherent low input referred noise Low input offset voltage High voltage gain High output drive and high frequency capability CMOS process: Low power consumption High packing density High noise immunity Compatibility with CMOS digital systems Analogue DesignConflicts and Compromises Certain design conflicts: Bandwidth and power consumption Intermodulation and noise Contributions of voltage and current Area and cost Compromises: Each design involves complex, multi-variable interactions, and compromises are inevitable. Robustness, Optimisation and Trade-Offs Choice of architecture (topology): to achieve the most satisfactory overall performances Choice of Technology: Bipolar process: SiGe HBT CMOS process: deep sub-micrometer 90 nm indeed 65 nm BiCMOS Trade-Offs in CMOS Circuits Moore’s Law: It was noted in 1965 by Gordon Moore that the number of transistors on a chip doubles about every year. In an update article in 1975, Moore adjusted the rate to every two years to account for the growing complexity of chips. Rapidly improving circuit performances:
您可能关注的文档
最近下载
- 深圳华安液化石油气码头改扩建工程海洋环境影响评价评价评价评价简本.doc VIP
- 新解读《GB_T 5750.10 - 2023生活饮用水标准检验方法 第10部分:消毒副产物指标》最新解读.pptx VIP
- 前海深港合作区滨海休闲带一期工程海洋环境影响评价-前海管理局.doc VIP
- 道路修复与翻修交通导行作业规范方案 .pdf
- 保险业务销售合伙协议.docx VIP
- 四川省成都市双流区2023-2024学年六年级下学期小升初招生数学试卷含解析.doc VIP
- 2025年中考数学 (陕西卷)真题详细解读及评析.docx
- XX隧道斜井正洞挑顶施工方案方案.docx
- 实用商务口译(第二版)洪小丽课后习题答案及译文.pdf
- 第一单元第1课+了解互联网+课件2024—2025学年西安交大版(2024)初中信息技术七年级上册.pptx VIP
文档评论(0)