原创力文档- 1、本文档共6页，可阅读全部内容。
- 2、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。
- 3、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
- 5、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
- 6、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
- 7、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 8、VIP文档为合作方或网友上传，每下载1次， 网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
2010级硕士模拟集成电路分析与设计期末复习题–解答
2010级研究生《模拟集成电路分析与设计》复习自己的解答
一、Questions：
1．What is the problem of simple differential circuit? How to solve this problem?
Answer: If Vin, CM is low output will be clipped. Solve method: use differential pair.
2．Describe advantages and drawbacks of differential signals comparing with single-ended signal.
Answer: Advantages: Higher immunity to environment noise(对环境噪声更具抗干扰能力);
Reduce coupled noise in transmission line(减少相邻信号线传输时受的干扰);
Reject supply noise; Increase output voltage swing;
Simpler biasing; Higher linearity
Drawbacks: occupy twice areas
3. Why analog design needed in Optical Receivers?
Answer: High frequency signals are not suitable for transmitting over long distance in the traditional cable due to the severe interference and considerable attenuation because of the limited bandwidth of the cable. In this case, the electrical high frequency signals are converted into the optical signals first by the laser diode, then these optic signals are transmitted by an optical fiber, which has extremely wide band and very low loss. In the other end, the optical signals are converted into electrical signals again by the photodiode.书(中)P3；（英）P4
4. Which two figures play most important role in technology nodes scaling down? Please describe in detail.
Answer: Minimum channel length often represents the technology nodes. Oxide thickness often affects the threshold voltage and the power supply.
5. If there is a small mismatch between M1 and M2, how do the parameters of the transistors affect the common mode rejection ratio (CMRR) of a differential pair?(中)P101
6. Write the input pole of the circuit in Fig. 1.
Answer: The input pole: win=1/[RS (1+A)CF]
7. When both NMOS and PMOS devices are needed to be placed on one chip, what is needed?
Answer: N-Well or P-Well is needed.
8. What is the problem for the circuit in Fig. 2? Any suggestions to solve it?
Answer: Small-signal drain current of M1 is “wasted”. Solve method: Use differential
文档评论（0）