- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
Chapter 1 – Computer Systems Overview
True / False Questions:
T / F – The operating system acts as an interface between the computer hardware and the human user.
T / F – One of the processor’s main functions is to exchange data with memory.
T / F – User-visible registers are typically accessible to system programs but are not typically available to application programs.
T / F – Data registers are general purpose in nature, but may be restricted to specific tasks such as performing floating-point operations.
T / F – The Program Status Word contains status information in the form of condition codes, which are bits typically set by the programmer as a result of program operation.
T / F – The processing required for a single instruction on a typical computer system is called the Execute Cycle.
T / F – A fetched instruction is normally loaded into the Instruction Register (IR).
T / F – An interrupt is a mechanism used by system modules to signal the processor that normal processing should be temporarily suspended.
T / F – To accommodate interrupts, an extra fetch cycle is added to the instruction cycle.
T / F – The minimum information that must be saved before the processor transfers control to the interrupt handler routine is the program status word (PSW) and the location of the current instruction.
T / F – One approach to dealing with multiple interrupts is to disable all interrupts while an interrupt is being processed.
T / F – Multiprogramming allows the processor to make use of idle time caused by long-wait interrupt handling.
T / F – In a two-level memory hierarchy, the Hit Ratio is defined as the fraction of all memory accesses found in the slower memory.
T / F – Cache memory exploits the principle of locality by providing a small, fast memory between the processor and main memory.
T / F – In cache memory design, block size refers to the unit of data exchanged between cache and main memory
T / F – The prima
您可能关注的文档
最近下载
- DBJT 08-120-2015雨水口标准图2015沪S203.docx VIP
- 神经介入产品培训.ppt VIP
- 重庆市綦江区郭扶镇社区工作者招聘考试试题汇总2024.docx VIP
- ECharts数据可视化课件 第1章 初识ECharts.pptx VIP
- 重庆市綦江区安稳镇社区工作者招聘考试试题汇总2024.docx VIP
- 突发事故处理流程.pdf VIP
- 电工安全生产协议书(完整版).docx VIP
- 固定翼无人机技术完整全套教学课件.pdf
- 1.35KV预制舱变电站项目(整套35KV预制舱,变压器,开关柜,火灾报警)技术规范书.doc VIP
- DB36_T 811-2020 井冈蜜柚 生产技术规程.pdf VIP
文档评论(0)