福师《EDA技术》在线作业一(国外英语资料).docVIP

福师《EDA技术》在线作业一(国外英语资料).doc

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
福师《EDA技术》在线作业一(国外英语资料)

福师《EDA技术》在线作业一(国外英语资料) 14 spring, 13 autumn, 13 spring Fu division EDA technology online homework one or two Total score: 100 test time: - A multiple-choice question Judgment question , (a total of 10 multiple-choice questions, a total of 20 points.) 1. there are usually two design ideas in the design of EDA technology. A. top-down B. bottom up C. from front to back D. from back to front Full marks: 2 2. what forms are there in the synthesis?. A. RTL B. logic synthesis C. converts logical gate representation to layout representation Full marks: 2 3. IP nuclear which is generally divided into?. A. hardcore B. solid nucleus C. soft core D. above all wrong Full marks: 2 4. SPLD devices are divided into several classes. A. PROM B. PLA C. PAL D. GAL Full marks: 2 5. what are the phases of the digital system design process based on FPGA/CPLD devices?. A. design input B. synthesis C. layout routing D. simulation and programming Full marks: 2 6. what are the commonly used integration tools?. A. FPGA Express B. FPGA compiler C. Synplify Pro Full marks: 2 7. which of the following are professional manufacturers of PLD devices?. A. Xilinx B. Altera C. Lattice D. Micsoftware Full marks: 2 8. which of the following is a company that specializes in providing third party EDA software tools?. A. Cadence B. Mentor C. Synopsys D. Synplicity Full marks: 2 9., in accordance with the HDL language type, the simulator can be divided into (). A. Verilog HDL emulator B. VHDL HDL emulator C. hybrid simulator Full marks: 2 10. TOP-down design is generally divided into several levels (?). A. system level B. function level C. gate level D. switching stage Full marks: 2 14 spring, 13 autumn, 13 spring Fu division EDA technology online homework one or two Total score: 100 test time: - A multiple-choice question Judgment question Judgment questions (a total of 40 questions, a total of 80 points) The 1. state machines can be divided into two categories: the meter type and the Moore type. A. error

文档评论(0)

jgx3536 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

版权声明书
用户编号:6111134150000003

1亿VIP精品文档

相关文档