- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
polyetch培训
POLY/P0LYCIDE 腐蚀工艺简介 CRITICAL DEVICE REQUIRMENTS FOR POLYSILICON ETCHING High selectivity to gate or capacitor dielectric High fidelity mask replication ——CD control ——High selectivity to Photoresist ——No undercutting Profile control ——Anisotropic without cholorocarbon chemistry ——No re-entrance Residue free ——No filaments or residues along topography ——No redeposition Gate oxide integrity Process repeatability POLYSILICON May be doped with Boron (P), or with arsenic or phosphorous (n) Conductive material, resistance varies with dopant level Withstands higher temperatures Stable interface with SiO2 Used as gate electrode in MOS devices Conductors Resistors Ohmic contact to shallow junctions Good for capacitors ISSUES THAT EFFECT POLYSILICON ETCH TOPOGRAPHY Dictates amount of overetch required, which in turn affects profile, CD control and remaining oxide. DOPING LEVEL/DOPING UNIFORMITY Affects etch rate, uniformity, and selectivity. PHOTORESIST PRE-ETCH PROFILE Affects post-etch profile and CD control PERCENT EXPOSED AREA Can result in differences in profile and uniformity. PHOTORESIST PATTERN AT EDGE OF WAFER Strongly affects uniformity of etch rate. POLYSILICON ETCH CRITERIA 1.?? POST-ETCH SIDEWALL 2.?? STRINGERS 3.?? MICROLOADING 4.?? UNIFORMITY 5.?? PROFILE/CD CONTROL 6.?? SELECTIVITY TO OXIDE 7.?? POLYSI:PR SELECTIVITY PROFILE PROFILE DEFNINTIONS Why is profile control important? PROFILE DEFNINTIONS Why is profile control important? Gate etch followed by LDD Spacer: Spacer width control is the lightly-doped drain dopant distribution. If the gate is tapered, the thickness of the spacer at the bottom of the gate changes, therefore changing the LDD region. Salicide ( Self-aligned silicide) applications: If the profile is sloped and the spacer therefore thinned, silicon can diffuse through the thinner areas. This will lead to shorts later in processing. All applications: An undercut or re-entrant profile makes dielectric step coverage
文档评论(0)