SY100E016JY TR,SY100E016JC,SY100E016JC TR,SY100E016JI,SY10E016JC, 规格书,Datasheet 资料31.pdfVIP

SY100E016JY TR,SY100E016JC,SY100E016JC TR,SY100E016JI,SY10E016JC, 规格书,Datasheet 资料31.pdf

  1. 1、本文档被系统程序自动判定探测到侵权嫌疑,本站暂时做下架处理。
  2. 2、如果您确认为侵权,可联系本站左侧在线QQ客服请求删除。我们会保证在24小时内做出处理,应急电话:400-050-0827。
  3. 3、此文档由网友上传,因疑似侵权的原因,本站不提供该文档下载,只提供部分内容试读。如果您是出版社/作者,看到后可认领文档,您也可以联系本站进行批量认领。
查看更多
SY100E016JY TR,SY100E016JC,SY100E016JC TR,SY100E016JI,SY10E016JC, 规格书,Datasheet 资料31

SY10E016 Micrel, Inc. 8-BIT SYNCHRONOUS SY100E016 SY10E016 BINARY UP COUNTER SY100E016 FEATURES DESCRIPTION 700MHz min. count frequency The SY10/100E016 are high-speed synchronous, Extended 100E VEE range of –4.2V to –5.5V presettable and cascadable 8-bit binary counters designed for use in new, high-performance ECL systems. Architecture 1000ps CLK to Q, TC and operation are the same as the Motorola MC10H016 in Internal, gated TC feedback the MECL 10KH family, extended to 8 bits, as shown in the 8 bits wide logic diagram. Fully synchronous counting and TC generation The counters feature internal feedback of TC, gated by the TCLD (terminal count load) pin. When TCLD is LOW, Asynchronous Master Reset the TC feedback is disabled and counting proceeds Fully compatible with industry standard 10KH, continuously, with TC going LOW to indicate an all-HlGH 100K I/O levels state. When TCLD is HIGH, the TC feedback causes the Internal 75KΩ input pull

您可能关注的文档

文档评论(0)

pfenejiarz + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档