基于cmos工艺归零码模拟解调电路设计-集成电路工程专业论文.docxVIP

基于cmos工艺归零码模拟解调电路设计-集成电路工程专业论文.docx

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
基于cmos工艺归零码模拟解调电路设计-集成电路工程专业论文

AbstractAbstract Abstract Abstract With the rapid development of economic,all kinds of comunication equipments building and people’s requirements of hi曲quality and high speed of the information transmission,make the peoblem of high spectrum efficiency become topic of concren.EBPSK modulation is highly efficient modulation way for return to code,and this paper designs hardware demodulation circuit for the three special modulation methods of EBPSK. The circuit of RZ analog demodulation based CMOS technology,is mainly composed of single to dual converter,mixer,low-pass filter,single to dual converter,inverters and D flip—flop.In order to improve phase matching of differential signals in the high frequency,the circuit of single to dual converter(SDC)joined the compensation capacitance;It is good method to improve the third intercept point of mixer by putting the pseudo differential structure to the circuit of Gilbert module in parellel.Low pass filter adopts transconductance Gm—C structure.Not only the cut off frequency be adjusted,but aslo reduce the and power consumption of the system.In order to adpot D flip—flop to sample signals, this paper designed single to dual converter which is consisted of current mirror and inverters.The whole circuits demodulate three kinds of the modulation signals by using two group of inverters,and get different flip level through changing the breadth length ratio between PMOS and NMOS.The D flip—flop of this paper is improved from the tradition TSPC structure and the falling edge trigger mode,which Can reduce the number of devices and the of the chip. In this paper,TSMC 0.1 8I.tm CMOS technology is used to complete the whole circuits and the of the chip is 0.55mm×0.756mm.The post-sinmlation results show that the output voltage an.1plitude is about 1.8 V when the power supply is 1.8V and the load is high.This circuit demodulate the three spcial signals and the duty ratio of return to code Can be choosed from 1 0%to 90%,carrier fre

您可能关注的文档

文档评论(0)

131****9843 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档