非同步系统与单晶片系统设计.pptVIP

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
Asynchronous System SoC Design 非同步系統與單晶片系統設計 導演: 鄭福炯 演員: 我們這一班 Introduction Why Async System Design? Intel Pentium Processors 1997 Intel made first asynchronous Pentium !!! processors which run 3 times faster and consume half the power of synchronous counterparts. 2001 Intel introduces Pentium 4 microprocessors which incorporate clockless elements For more detail see /async/misc/technologyreview_oct_01_2001.html Another Definition Synchronous Systems Synchronous Advantages Synchronous Disadvantages Synchronization Failure Asynchronous Systems Asynchronous Advantages DEC Alpha Chip Clock Tree of Alpha Chip Asynchronous Advantages Asynchronous Advantages Asynchronous Advantages Asynchronous Advantages Asynchronous Advantages Asynchronous Challenges Asynchronous Challenges News for Async System Design Its Time for Clockless Chips By Claire Tristram October 2001 Computing Pioneer Challenges the Clock By JOHN MARKOFF March 5, 2001 Designers Look To Take Computer Chips Off The Clock By Tim McDonald NewsFactor Network September 18, 2001 Information Syllabus Grading * * .tw/~cheng/courses/soc.html What are Asynchronous Circuits? Not synchronous! Synchronous: Circuits that use a clock to separate consecutive system states from one another. Asynchronous: Circuits that define states in terms of input values and internal actions. Synchronous: Time Domain: Discrete Assert signals at a specific time, and for a specific duration. Asynchronous: Time Domain: Sequence Assert signals after some event, and retain until some other event All events are synchronized to a single global clock. Save data to reg Pass data to CL No Op Simple way to implement sequencing. Widely taught and understood. Available CAD Tools. Simple way to deal with hazards (glitches). Clock distribution is difficult: minimize clock skew. Worst-case performance. Sensitive to variations in Voltage, Temperature, Process. Not modular (poor reusability). B

文档评论(0)

beoes + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档