面向可重构阵列结构的任务调度算法研究-电路与系统专业毕业论文.docxVIP

面向可重构阵列结构的任务调度算法研究-电路与系统专业毕业论文.docx

  1. 1、本文档共72页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  5. 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  6. 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  7. 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  8. 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
上海交通大学硕士学位论文 上海交通大学硕士学位论文 II II TASK SCHEDULING ALGORITHM BASED ON RECONFIGURABLE CELL ARRAY ABSTRACT Reconfigurable Computing System has high performance, high speed, as Application Specific Integrated Circuit (ASIC), and has general purpose nature and programmable nature as Reduced Instruction Set Computer (RISC). However, the main drawback for Reconfigurable Computing System to have a broad application prospect is that the time consumed for context words transferring and data transferring between Reduced Instruction Set Computer and Reconfigurable Computing System is so long that the performance of Reconfigurable Computing System decreases, so how to improve the performance by task scheduling has been a hot research issue. A dynamic list scheduling algorithm based on the architecture of Reconfigurable Computing System that has multiple reconfigurable computing arrays is proposed. This dynamic list scheduling algorithm uses a new task priority algorithm that can get efficient use of the parallel nature among the tasks to schedule: overlapping the computing time of one reconfigurable computing array with the configuration time and data transferring time of other arrays. In order to check whether the Reconfigurable Computing System can achieve a better performance with the proposed dynamic list scheduling algorithm, a new architecture of Reconfigurable Computing System is built. The whole system includes Reduced Instruction Set Computer, memory, bus and reconfigurable computing arrays, and the compiler based on the research before is improved. Compiling the C code with this new compiler, the new C code and the new architecture of Reconfigurable Computing System co-simulate on the platform of SOCdesigner. For IDCT, FFT and 4?4 MATRIX MULTIPLY, because the computing time overlaps parts of III III configuration time and data transferring time, this new architecture of Reconfigurable Computing System with the new dynamic list scheduling algorithm has an average of 10%

您可能关注的文档

文档评论(0)

131****9843 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档