NXP_LPC55S69JBD100_标准器件规格书.pdfVIP

LPC55S6x

32-bitArmCortex®-M33;M33coprocessor

Rev.2.5—29August2024Datasheet

1Generaldescription

TheLPC55S6xisanARMCortex-M33basedmicrocontrollerforembeddedapplications.Thesedevicesinclude

anARMCortex-M33coprocessor,CASPERCrypto/FFTengine,PowerQuadhardwareacceleratorforDSP

functions,upto320KBofon-chipSRAM,upto640KBon-chipflash,PRINCEmoduleforon-the-flyflash

encryption/decryption,high-speedandfull-speedUSBhostanddeviceinterfacewithcrystal-lessoperationfor

full-speed,SD/MMC/SDIOinterface,fivegeneral-purposetimers,oneSCTimer/PWM,oneRTC/alarmtimer,

one24-bitMulti-RateTimer(MRT),aWindowedWatchdogTimer(WWDT),nineflexibleserialcommunication

22

peripherals(whichcanbeconfiguredasaUSART,SPI,highspeedSPI,IC,orISinterface),Programmable

LogicUnit(PLU),one16-bit1.0Msamples/secADCcapableofsimultaneousconversions.

TheARMCortex-M33providesasecurityfoundation,offeringisolationtoprotectvaluableIPanddatawith

TrustZone®technology.Itsimplifiesthedesignandsoftwaredevelopmentofdigitalsignalcontrolsystemswith

theintegrateddigitalsignalprocessing(DSP)instructions.Tosupportsecurityrequirements,theLPC55S6x

alsoofferssupportforsecureboot,HASH,AES,RSA,UUID,DICE,dynamicencryptanddecrypt,debug

authentication,andTBSAcompliance.

2Featuresandbenefits

•ARMCortex-M33core(CPU0,r0p3):

–Runningatafrequencyofupto150MHz(devicerevision1Bonly).

–TrustZone®,FloatingPointUnit(FPU)andMemoryProtectionUnit(MPU).

–ARMCortexM33built-inNestedVectoredInterruptController(NVIC).

–Non-maskableInterrupt(NMI)inputwithaselectionofsources.

–SerialWireDebugwitheightbreakpointsandfourwatch