趋势报告【应用】.pptVIP

Front End CAD 趨勢報告 張世杰 清華大學資訊工程學系 Front End 趨勢報告 Front End 趨勢報告 Verification SAT Timing Power Logic Synthesis Front End 趨勢報告 Front End 趨勢報告 Topics Observations Some problem formulations Papers/Sections at a glance Front End 趨勢報告 Verification SAT Timing Power Logic Synthesis Verification Topics Formal Verification Model Checking Equivalent Checking Assertion Dynamic Simulation Random simulation and constraints Coverage analysis Verification Observations Papers from mathematical formal verification and equivalent Verification ? after 2002. Papers from Industrial experiences ? Assertions, faster simulators, testbench languages, random verification, and coverage analysis are holly grail. Random Simulation Flow Chart Legal Vector Solver Using constraint equations to model an environment for DUV. Random Simulation Language to express constraints Constraint solver Random probability considering constraints Random Verification At a Glance Industrial Experience with Test Generation Languages for Processor Verification Probabilistic Regression Suites for Functional Verification An Efficient Finite-Domain Constraint Solver for Circuits Constraint Synthesis for Environment Modeling in Functional Verification Coverage View Coverage At a Glance Defining Coverage Views to Improve Functional Coverage Analysis Coverage Directed Test Generation for Functional Verification using Bayesian Networks Dos and Don’ts of CTL State Coverage Estimation Hole Analysis for Functional Coverage Data Verification Sections 2002 Formal Verification Equivalence Verification PANEL: Formal Verification Methods: Getting Around the Brick Wall 2003 Simulation Coverage and Generation for Verification Testbench, Verification and Debugging: Practical Considerations SAT and BDD Algorithms for Verification Tools Panel: Formal Verification: Prove it or Pitch it Verification Sections 2004 Tools and Strategies for Dynamic Verification Abstraction Techniques for Functional Verification