数字逻辑第三章作业答案.docVIP

下载本文档

75
0
约 4页
2017-08-22 发布于重庆
举报
版权申诉

数字逻辑第三章作业答案.doc

1、本文档共4页，可阅读全部内容。
2、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。
3、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
5、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
6、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
7、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
8、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

数字逻辑第三章作业答案.doc

第3章作业答案：第四版 3.11 A B C D Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Z L L L L off on off on off on off on H L L L H off on off on on on off off L L L H L off on off on off off on on L L L H H off on off on on off on off L L H L L off on on off off on off on H L H L H off on on off on on off off L L H H L off on on off off off on on L L H H H off on on off on off on off L H L L L on off off on off on off on H H L L H on off off on on on off off L H L H L on off off on off off on on L H L H H on off off on on off on off L H H L L on off on off off on off on L H H L H on off on off on on off off L H H H L on off on off off off on on L H H H H on off on off on off on off L 3.12 A B C D Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Z L L L L off on off on off on off on H L L L H off on off on off on on off H L L H L off on off on on off off on H L L H H off on off on on off on off H L H L L off on on off off on off on H L H L H off on on off off on on off H L H H L off on on off on off off on H L H H H off on on off on off on off L H L L L on off off on off on off on H H L L H on off off on off on on off H H L H L on off off on on off off on H H L H H on off off on on off on off L H H L L on off on off off on off on H H H L H on off on off off on on off H H H H L on off on off on off off on H H H H H on off on off on off on off L 3.13 3-input CMOS NOR gate A B C Q1 Q2 Q3 Q4 Q5 Q6 Z L L L off on off on off on H L L H off on off on on off L L H L off on on off off on L L H H off on on off on off L H L L on off off on off on L H L H on off off on on off L H H L on off on off off on L H H H on off on off on off L 74HC00的DCnoise margin LOW STATE:1.35-0.33(0.1) = 1.02(1.25)V HIGH STATE: 3.84 (4.4)-3.15=0.69 (1.25)V 括号里的数值表示输出驱动CMOS负载时的直流噪声容限 3.56 LOW state HIGH state VIlmax VOlmax noise margin VIHmin VOhminT noise margin (a) 74HCT driving 74LS 0.8V 0.33V 0.47V 2.0V 3.84V 1.84V 74LS driving 74HCT 0.8V 0.5V 0.3 V 2.0V 2.7V 0.7 V (b) 74ALS driving 74HCT 0.8V 0.5V 0