- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Quartus II基本设计流程
One final view in the pin planner is the pin migration view. The pin migration view is used to ensure that i/o assignments will be valid in any migration devices selected for the project. A migration device is a device in the same device family as the currently selected target device with the same pin configuration so it would be a drop in replacement on a board. You might want to use a migration device if the current device does not have enough logic to contain a design or if you want to save money and migrate a smaller design down to a lower cost device. Even though the device would be a drop-in replacement, the functions of pins may change between migration devices to accommodate different available device resources and power requirements. You select migration devices in the devices category of the settings dialog box. Once you’ve selected at least one migration device, the package view and pin migration view will adjust to make sure assignments will be valid in both devices. For example, pin aa4 in the current device is a standard user i/o. However, in a selected migration device, the same pin becomes a voltage reference pin as indicated in the pin migration view columns for the migration device. In this case, the use of the pin as a voltage reference pin “wins”, so that function is placed in the migration result columns. In the package view, the pin changes its symbol to a triangle, indicating it as a power pin and not permitting signals to be assigned to it. Different tools have different definitions for what it means to “compile”. In general terms it means to process the input. In Quartus II that means it will analyze the input files for errors, build your design entry database, synthesize logic, run the fitter and generate output in the form of programming files and timing information. QII will also generate output simulation netlist files, if set up to do so. During synthesis and fitting of the design, any constraints or settings that have bee
文档评论(0)