《毕设论文——基于FPGA的数字下变频设计》.doc

《毕设论文——基于FPGA的数字下变频设计》.doc

  1. 1、本文档共46页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
《毕设论文——基于FPGA的数字下变频设计》.doc

毕业设计(论文)说明书 题 目: 院 (系): 信息与通信学院 专 业: 信工程 学生姓名: 学 号: 指导教师: 职 称: 题目类型: 理论研究 实验研究 工程设计 工程技术研究 软件开发 20年 月 日 摘要 Abstract Digital Down Converter in the software radio for frequency and types of digital receivers have been widely used. It is an important part of software radio receiver. On the same time, Digital Down Converter is also the first work after A/D conversion. Its basic function is getting the required narrow-band signals from the inputting broadband digital signal. To down conversion to digital baseband signal, down to a suitable digital signal processor(DSP) processing speed, which has the largest operator and is the most difficult part to a digital processing system. Special DDC chips are expensive and flexibility is not strong, FPGA technology is developed rapidly, and spends less investment, can be repeated programming, relatively good performance security. Compared with ASIC and DSP, it has higher throughput, shorter development cycle and implements online re-structure and many advantages. On the basic of learning the knowledge of software radio and digital signal processing, I analysis the implementation method of FPGA-based Digital Down Converter. In this design, firstly determining the implementation scheme of the overall system, then dividing by function for each module, and then comparing and selecting various algorithms that have something with design process, finally finalize the implementation. The design is based on current popular quadrature mixing means to move IF signal to baseband signal spectrum, and then after the filtering of Muti-stage decimation filter, has the option of spectrum and ultimately lowers sampling rate. The Digital Down Converter applied FPGA design methods to complete the design and simulation of cic integral filter, hb half-band filter, fir and other related low-pass

文档评论(0)

qspd + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档