- 1、本文档共6页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
Chapter4-SoutheasternLouisianaUniversity.doc
Chapter 4
Combinational Logic
Introduction
A combinational circuit consists of input variables, logic gates, and output variables.
The logic gates accept signals from the inputs and generate signals from the outputs.
Both input and output data are represented by binary signals.
For n inputs variables, there are 2n possible combinations of binary input values.
Since a variable in a Boolean expression may appear primed or unprimed, it is necessary to provide an inverter for each literal not available in the wire.
An input variable may appear in two wires, supplying normal and complement forms to the input of the circuit.
Design Procedure
The procedure involves the following steps:
The problem is stated.
The number of available input variables and required output variables is determined.
The input and output variables are assigned letter symbols.
The truth table that defines the required relationships between inputs and outputs is derived.
The simplified Boolean function for each output is obtained.
The logic diagram is drawn.
Adders
The simple addition consists of four possible elementary operations
0 + 0 = 0, 0 + 1 = 1, 1 + 0 = 1, 1 + 1 = 10.
The last operation sum’s length is 2. The higher significant digit is called carry. The carry obtained from two bits is added to the next higher-order pair of significant bits.
A combinational circuit that performs the addition of two bits is called half-adder.
One that performs the addition of three bits (two significant and a carry) is full-adder.
Half-Adders
Symbols x, y are two inputs and S (sum) and C (carry) for outputs.
We now generate the truth table
x y C S
0 0 0 0
0 1 0 1
1 0 0 1
1 1 1 0
The S output represents the least significant bit of the sum.
The simplified sum of products expressions are:
S = x’ y + x y’ when S = 1
C = x y when C = 1
Figure 4 –2 Page 118 shows the half-adders.
The half-adder can be implemented with an exclusive-OR and an AND gate as shown in Figure 4 – 2(e).
Full-Adders
A full-adder is a com
您可能关注的文档
- brakebleederrqn4047user&maintenancemanual-Rodac.PDF
- BrakeBleedingMethodsandProcedures-James.PDF
- BRAKECLUTCHBLEEDINGEQUIPMENT-AkdTools.PDF
- BrakeFluids.doc
- BrakeFluidService-WordPress.com.ppt
- BRAKEOPERATINGSYSTEM.doc.doc
- BrakePadReplacement,BrakeFlush,andBrakeBedding.PDF
- BrakequipCatalog-DMPFasteners.PDF
- BRAKES-HenryDavisConsulting.doc
- BrakesChapter2NotesName_Period__________1.is.doc
最近下载
- (正式版)D-L∕T 860.74-2014 电力自动化通信网络和系统 第7-4部分:基本通信结构 兼容逻辑节点类和数据类.docx VIP
- 钢格栅板及配套件国家标准.pdf
- 防火墙运维.docx VIP
- T_BPMA 0010—2021_现制现售净水机卫生管理规范.pdf VIP
- 有害物质识别与评估控制程序.doc VIP
- 胃脘痛•胃痞病(胃息肉)中医临床路径标准住院表单.docx VIP
- JAVA应用系统开发规范概要1.doc VIP
- 临床诊疗指南(肿瘤科分册).doc
- 剑桥少儿英语一级上unit15_a_happy_new_year.ppt VIP
- 2024年05月广东惠州市生态环境局博罗分局和博罗县污染防治攻坚战总指挥部办公室公开招聘编外人员笔试历年典型题及考点剖析附带答案含详解.docx VIP
文档评论(0)