- 1、本文档共20页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
《AT25M01》.pdf
AT25M01
SPI Serial EEPROM
1-Mbit (131,072 x 8)
DATASHEET
Features
Serial Peripheral Interface (SPI) Compatible
Supports SPI Modes 0 (0,0) and 3 (1,1)
Datasheet Describes Mode 0 Operation
Low-voltage Operation
̶ VCC = 1.7V to 5.5V
High Frequency Operation
̶ 20MHz Clock Rate Capable from 4.5V to 5.5V VCC
̶ 10MHz Clock Rate Capable from 2.5V to 5.5V VCC
̶ 5MHz Clock Rate Capable from 1.7V to 5.5V VCC
256-byte Page Mode and Byte Write Operation Supported
Block Write Protection
̶ Protect ¼, ½, or Entire Array
Write Protect (WP) Pin and Write Disable Instructions for
Both Hardware and Software Data Protection
Self-timed Write Cycle (5ms max)
High-reliability
̶ Endurance: 1,000,000 Write Cycles
̶ Data Retention: 100 Years
Green Package Options (Pb/Halide-free/RoHS Compliant)
̶ 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, and 8-ball WLCSP
Die Sales Options: Wafer Form, Waffle Pack, and Bumped Die
Description
®
The Atmel AT25M01 provides 1,048,576 bits of Serial Electrically Erasable
Programmable Read-Only Memory (EEPROM) organized as 131,072 words of
8 bits each. The device is optimized for use in many industrial and commercial
applications where low-power and low-voltage operation are essential.
The AT25M01 is enabled through the Chip Select pin (CS) and accessed via a
3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and
Serial Clock (SCK). All programming cycles are completely self-timed, and no
separate Erase cycle is required before Write.
Block Write protection is enabled by programming the status register with top ¼,
top ½ or entire array of write protection.
您可能关注的文档
- 《Alexion Certificate Artwork-14 CLINICAL STUDIES》.pdf
- 《Alternative Fee Arrangements》.ppt
- 《ALTIUM DESIGNER 各版本功能对比》.pdf
- 《Alumni Student Careers Forum》.pdf
- 《An advanced weapon and space》.pdf
- 《An Angler's Cabinet》.pdf
- 《An Architecture for》.pdf
- 《An Open Letter to Congress》.pdf
- 《AN1136》.pdf
- 《AN3364 应用笔记》.pdf
文档评论(0)