fpga acceleration of information management services.docVIP

fpga acceleration of information management services.doc

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
fpga acceleration of information management services

FPGA Acceleration of Information Management Services Richard W. Linderman, Mark H. Linderman Air Force Research Laboratory Information Directorate {Richard.linderman, Mark.linderman}@ Chun-Shin Lin Electrical and Computer Engr. Univ. of Missouri-Columbia linc@ ABSTRACT Field Programmable Gate Arrays (FPGAs) are widely known for their ability to accelerate “number crunching” applications, such as filtering for signal and image processing. However, this paper reports on the ability of FPGAs to greatly accelerate non-numerical applications, in particular fundamental operations supporting publish—subscribe information management environments. The specific core service accelerated by FPGAs is the brokering of XML metadata of publications against the XPATH logical predicates expressing the types of publications that the subscribers wish to receive. The acceleration is not achieved solely by the FPGA, but by its close coordination with a programmable (XEON?) microprocessor within a Heterogeneous HPC architecture (HHPC). Two subtasks addressed by the FPGA are the parsing of the ASCII XML publication metadata into an exploitable binary form, followed by the partial evaluation of up to thousands of subscription predicates, with results reported back to the programmable processor. Using the FPGA, parsing times are reduced to 20 microseconds, a 100-fold improvement over the microprocessor. After parsing, all predicates are evaluated simultaneously using combinational logic while only consuming a small percentage of a 6M-gate FPGA for 2000 predicates. Recently, the brokering implementation has been enhanced to support 2-bit logic encodings of clauses to more completely evaluate the XPATH predicates within the FPGA and reduce the burden on the programmable processor at the expense of some increased FPGA resource consumption. Another recent advance has been to allow incremental design on the FPGA to allow a mix of stable and volatile predicates to be accommodated in separately

文档评论(0)

554389950 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档