毕业论文终稿(毕业论文模板)分析.docVIP

四位加法器的电路设计及版图实现 摘 要 加法器是一种可以执行加法运算的组合逻辑电路单元，也是构成电子计算机核心器件微处理器中算数逻辑单元的核心基础。在实际运用中，尽管可以根据需求为不同的计数系统设计相应的加法器，但在数字电路中通常是以二进制数为基础的，加法器在实际应用中较为普遍，可见对于加法器值得去探索学习。 本文通过两种方式进行设计，并对两种设计进行优缺点分析。在这次的课题设计中借助于TANNER TOOLS软件完成电路与版图的设计。其具体的操作流程为：使用S-Edit实现四位加法器电路，用T-Spice和W-Edit完成该电路仿真设定并观察仿真结果；再用L-Edit实现相应的版图以及利用T-Spice和W-Edit软件完成版图模拟并显示结果，最后运用LVS比对原理图与版图设计。 本次设计通过两种简单方式实现电路设计，串行进位方式实现的电路存在延时，但其结构较为简单；并行进位方式实现的电路运算速度较快，但其占用资源较大。此次设计由于位宽较小，两种方式差异较小。 关键词：Tanner Tools；四位加法器；电路设计；版图实现；仿真波形 Circuit Design and Layout Implementation of 4 Bit Adder Abstract The adder is a combinational logic circuit unit that can perform addition operation, and it is also the core base of the arithmetic logic unit in the core device of electronic computer.?In practical application, although we can design corresponding adder according to our requirements for different counting system. But in the digital circuit, we usually design adder based on the number of binary, and adder in practical application is more common, it is worth to learning adder. This project use two kinds of design method to finish four bit adder, and analysis of their respective advantages and disadvantages. In this subject, we can use TANNER TOOLS software to accomplish the circuit and layout of four bit adder. The specific operation process: using S-Edit implement four bit adder circuit, and using T-Spice and W-Edit completed the circuit simulation set and observe the simulation results; using L-Edit achieve corresponding layout and finish layout simulation and display the results by W-Edit and T-Spice, finally using LVS alignment schematic and layout. This project use two kinds of simple method to accomplish four bit adder’s design, the serial-carry mode to realize the circuit exist time delay, but the way of serial-carry is simple; parallel-carry accomplish the circuit have faster speed, but it takes more resources.?Due to the bit width of this design is small; there are litter difference between serial-carry and parallel-carry. Ke