移位暂存器.pptVIP

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
移位暂存器

第10章 移位暫存器 10-1 移位暫存器的基本功能 10-2 串列輸入/輸出移位暫存器 10-3 其他移位暫存器的線路型態 10-4 移位暫存器計數器 10-5 移位暫存器的應用 Figure 10--1 The flip-flop as a storage element. Figure 10--2 Basic data movement in shift registers. (Four bits are used for illustration. The bits move in the direction of the arrows.) Figure 10--3 Serial in/serial out shift register. Figure 10--4 Four bits (1010) being entered serially into the register. Figure 10--5 Four bits (1010) being serially shifted out of the register and replaced by all zeros. Figure 10--6 Open file F10-06 to verify the operation. Figure 10--7 Logic symbol for an 8-bit serial in/serial out shift register. Figure 10--8 A serial in/parallel out shift register. Figure 10—9 4位元暫存器的狀態 Figure 10--10 A 4-bit parallel in/serial out shift register. Open file F10-10 to verify the operation. Figure 10--11 Figure 10--12 A parallel in/parallel out register. Figure 10--13 Four-bit bidirectional shift register. Open file F10-13 to verify the operation. Figure 10--14 Figure 10--15 4-bit and 5-bit Johnson counters. Figure 10--16 Timing sequence for a 4-bit Johnson counter. Figure 10--17 Timing sequence for a 5-bit Johnson counter. Figure 10--18 A 10-bit ring counter. Open file F10-18 to verify the operation. Figure 10--19 Figure 10--20 The shift register as a time-delay device. Figure 10--21 Figure 10--22 Timing diagram showing time delays for the register in Figure 10-21. Figure 10--23 A shift register connected as a ring counter. Figure 10--24 Timing diagram showing two complete cycles of the ring counter in Figure 10-23 when it is initially preset to 1000. Figure 10--25 Simplified logic diagram of a serial-to-parallel converter. Figure 10--26 Serial data format. Figure 10--27 Timing diagram illustrating the operation of the serial-to-parallel data converter in Figure 10-25. Figure 10--28 UART interface. Figure 10--29 Basic UART block diagram. Figure 10--30 Simplified keyb

文档评论(0)

zw4044 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档