- 1、本文档共13页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
EDA英文练习习题册
Part one
1-1 Choices.(Choose the correct statement)
1.Large logical programmable devices can be cataloged as two types according to structure, which of the following is correct? _D___
A.FPGA and IP B.SOPC and CPLD C.GAL and CPLD D. FPGA and CPLD
2. According to the EDA design flowchart, which of the following sequence of simulating is correct? ____
①Timing Simulation ②Behavior simulation ③Logic simulation synthesis ④Function simulation
A.①②③④ B.②①④③ C.④③②① D.②④③①
3. Which of the following is Embedded IP from ALTERA? ____.
A.PicoBlaze,MicroBlaze/PowerPC 405 B. DSP C. PAC D. Nios/ARM
4. Which of the following description about the block diagram/schematic file is correct? _
A. Suitable to design large logical digital system design B.A design flowchart from bottom to top
C. Functional Design D. Can’t describe hardware in different level in digital system design
5. Which of the following description about the process clause in VHDL is incorrect? ___
A. Process is a clause cycled forever B. Process begins as the sensitive signal changing
C. Variable defined in the process can’t be used in other process
D. Process includes description part, concurrent clauses and sensitive table
6. Which of the following description about signal and variable is incorrect? ______.
A..Signal is a local data used only in the process B. Assignment in the process Validates immediately
C. Scope of the signal is inter block process D. Value Assignment with different symbol
7. Which of the following description about CPLD is correct? _____.
A. XC9500 family devices from XILINX are CPLD
B. CPLD is abbreviation of field programmable generic array
C. CPLD is early extended from FPGA
D. CPLD is based on look out table (LUT)
8. Which of the following library is defined by current user?_____
A.IEEE library B.VITAL library C.STD library D.WORK library
9. Which of the following number is correct?
A.10#1E8# B.16#E#E1 C.74HC124 D.X_16
10. Which
文档评论(0)