- 1、本文档共6页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Adaptive Debug and Diagnosis Without Fault Dictionaries
Adaptive Debug and Diagnosis Without Fault
Dictionaries
Stefan Holst, Hans-Joachim Wunderlich
Institut fu?r Technische Informatik
Universita?t Stuttgart
Pfaffenwaldring 47; D-70569 Stuttgart, Germany
email: {holst, wu}@informatik.uni-stuttgart.de
Abstract—Diagnosis is essential in modern chip production to
increase yield, and debug constitutes a major part in the pre-
silicon development process. For recent process technologies,
defect mechanisms are increasingly complex, and continuous
efforts are made to model these defects by using sophisticated
fault models. Traditional static approaches for debug and
diagnosis with a simplified fault model are more and more
limited.
In this paper, a method is presented, which identifies pos-
sible faulty regions in a combinational circuit, based on its
input/output behavior and independent of a fault model. The
new adaptive, statistical approach combines a flexible and
powerful effect-cause pattern analysis algorithm with high-
resolution ATPG. We show the effectiveness of the approach
through experiments with benchmark and industrial circuits.
Keywords—Diagnosis, Debug, Test, VLSI
I. INTRODUCTION
A. Debug and diagnosis
Traditionally, design, verification and diagnosis of micro-
electronic circuits have been viewed as separate tasks with
individual challenges and techniques. However, in recent
years more and more attention has been paid to the inter-
action of individual design steps in verification, diagnosis
of prototypes, and field return analysis. These are tasks
for quality control and improvement during the complete
lifecycle of the system by tackling faults occurring during
design, manufacturing and operation.
Debug is the time-consuming task of identifying faulty
modules and structures within the design. While some
methods of formal verification are constructive and able to
find the cause of malfunctions, simulation and emulation
usually require additional efforts for fault location.
As Systems on Chip (SoC) design comp
您可能关注的文档
最近下载
- 2025中信银行信用卡中心银川分中心招聘笔试备考试题及答案解析.docx
- 2025年金华职业技术学院单招职业倾向性测试题库及参考答案.docx VIP
- 武汉市2025届高中毕业生四月调研考试(四调)数学试卷(含答案).pdf
- 陕西西安市长安城乡建设开发公司招聘笔试题库2024.pdf VIP
- MEMS传感器和智能传感器的发展.docx VIP
- 中学英语课堂教育教学评价策略的研究结题报告.docx
- 运筹学(中国人民解放军陆军工程大学)中国大学MOOC慕课章节测验答案.pdf
- 内蒙古风能、太阳能资源.doc VIP
- 金丽衢十二校2024学年2025届高三第二次联考生物试卷(含答案).pdf
- 《中医骨伤科学》课件—— 肘关节脱位.pptx VIP
文档评论(0)