原创力文档- 1、本文档共11页，可阅读全部内容。
- 2、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。
- 3、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
查看更多
CDCLVD2102RGTT;CDCLVD2102RGTR;CDCLVD2102EVM;中文规格书,Datasheet资料
EN
PHY2DAC2
200 MHz
Clock
Generation
100 MHz
CDCLVD2102
ADC2
CDCLVD2102
SCAS904A –MAY 2010–REVISED JUNE 2010
Dual 1:2 Low Additive Jitter LVDS Buffer
Check for Samples: CDCLVD2102
1FEATURES
DESCRIPTION? Dual 1:2 Differential Buffer
? Low Additive Jitter 300 fs RMS in 10-kHz to The CDCLVD2102 clock buffer distributes two clock
inputs (IN0, IN1) to a total of 4 pairs of differential20-MHz
LVDS clock outputs (OUT0, OUT3). Each buffer block
? Low Within Bank Output Skew of 15 ps (Max)
consists of one input and 2 LVDS outputs. The inputs
? Universal Inputs Accept LVDS, LVPECL,
can either be LVDS, LVPECL, or LVCMOS.
LVCMOS
The CDCLVD2102 is specifically designed for driving
? One Input Dedicated for Two Outputs
50-Ω transmission lines. If driving the inputs in single
? Total of 4 LVDS Outputs, ANSI EIA/TIA-644A ended mode, the appropriate bias voltage (V
AC_REF
)
Standard Compatible should be applied to the unused negative input pin.
? Clock Frequency up to 800 MHz
Using the control pin (EN), outputs can be either
disabled or enabled. If the EN pin is left open two? 2.375–2.625V Device Power Supply
buffers with all outputs are enabled, if switched to a
? LVDS Reference Voltage, VAC_REF, Available for
logical 0 both buffers with all outputs are disabled
Capacitive Coupled Inputs
(static logical 0), if switched to a logical 1, one
? Industrial Temperature Range –40°C to 85°C
buffer with two outputs is disabled and another buffer
with two outputs is enabled. The part supports a fail? Packaged in 3mm × 3mm 16-Pin QFN (RGT)
safe function. It incorporates an input hysteresis,
? ESD Protection Exceeds 3 kV HBM, 1 kV CDM
which prevents random oscillation of the outputs in
absence of an input signal.
APPLICATIONS
The device operates in 2.5V supply environment and? Telecommunications/Networking
is characterized from –40°C to 85°C (ambient
? Medical Imaging
temperature). The CDCLVD2102 is packaged in
? Test and Measurement Equipment
small 16-pin, 3-mm × 3-mm QFN package.
? Wireless
您可能关注的文档
- AMI limits on 15 GHz excess emission in northern HII regions.pdf
- An Analysis of the Legal Issues Relating to the Prevention of Nuclear and Radiological Terr.pdf
- AMX5020系列模拟产品资料.pdf
- AMICCOM芯片使用环境搭建问题.doc
- An analog model of computation for the ill-posed problems of early vision.pdf
- An approach to chemical freeze-out scenario of identified particle spectra at 200AGeV Au-Au.pdf
- An approach to protein name extraction using heuristics and a dictionary.pdf
- An ecological model of the Northern and Central Adriatic Sea.pdf
- An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs.pdf
- An Experimental Study on U-commerce Adoption Impact of Personalization and Privacy Concerns.pdf
文档评论（0）