ApplicationNoteAC140.PDFVIP

  1. 1、本文档共8页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  5. 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  6. 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  7. 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  8. 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
ApplicationNoteAC140

Application Note AC140 Design for Low Power in Actel Antifuse FPGAs As system power budgets grow tighter, the need for lower power components becomes more critical. For Antifuse-Based Interconnect SRAM-Based Interconnect communications infrastructure applications, board cooling, Metal 3 Metal 3 Antifuse cabinet space minimization, and system reliability all play a role in the system-level design. For e-appliances, battery Metal 2 Metal 2 life, thermal dissipation, and small form factors are the major design challenges. Intelligent device selection and Metal 1 Metal 1 design techniques can improve the chances of meeting a Logic Logic Logic SRAM SRAM Logic power budget. Many programmable logic devices (PLDs) claim to be high performance, but this performance often Figure 1 ? Antifuse and SRAM Interconnects comes with a large power penalty. Actels antifuse FPGAs offer an ideal solution for low-power yet high-performance Segmented Routing Resources applications. Routing-resource capacitance is a function of length, width, This application note describes how Actels antifuse FPGAs and the load of the routing track. Segmented routing can be used in power-sensitive applications. The first resources are shorter than full-length, so they have less section describes the antifuse technology and power- capacitance. Segmentation also allows the unused routing friendly architectural features of Actels FPGAs. The second wires to be disconnected for capacitance reduction. section provides some design techniques for minimizing However, if a signal needs to run longer distances, multiples power in the system.

文档评论(0)

***** + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档