双向IO口(国外英文资料).docVIP

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
双向IO口(国外英文资料)

双向IO口(国外英文资料) The quasi-bi-directional method can only be used for the digital input and output, the input is weak and the port is only two states: high or low. 2: both sides can be used to simulate input output except for digital input and output, and the port is set to high resistance input when the input time is set. A two-way port has three states: high, low, or high resistance. 3: the initial state and quasi two-way reset condition for 1 mouth, two-way mouth as the high impedance state. With some of the comparator of single chip microcomputer, the input end of the comparator can only do in a double mouth, cant do in quasi double mouth. So the first step in the software design is the set of I/O port. Standard of 51 kernel single-chip computer IO mouth, P0 mouth is bi-directional tri-state I/o port, P1, P2, P3 is quasi two-way IO mouth, no direction control, when doing the input needed to write 1 port data register first (can also be used as for the output at this time, the port output high level). Control of the single chip microcomputer, is actually the control of I/O port, regardless of what kind of control microcontroller was carried out on the outside, or accept external control, are conducted through the I/O port. There are a total of P0, P1, P2, P3, and P3, 4 8-bit input/output ports, each with a latch, output driver, and input buffer. The four I/O ports can be used as input and output, where P0 and P2 are commonly used for access to external storage. The series 51 single-chip machines have four I/O ports, each of which is eight quasi-bidirectional ports, with a total of 32 pins. Each port includes a latch (that is, special registers P0 ~ P3), an output driver, and an input buffer. The four ports are generally represented as P0 ~ P3. Each of these four ports can be used as a quasi-bi-directional universal I/O port in a system with no external extended memory. In a system with an extended memory, the P2 port is a high 8 address line, and P0 is a low 8-bit

文档评论(0)

f8r9t5c + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

版权声明书
用户编号:8000054077000003

1亿VIP精品文档

相关文档