- 1、本文档共16页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
芯片ISL6752的原理和应用
ISL6752
®
Data Sheet October 31, 2008 FN9181.3
ZVS Full-Bridge Current-Mode PWM with Features
Adjustable Synchronous Rectifier Control
• Adjustable Resonant Delay for ZVS Operation
The ISL6752 is a high-performance, low-pin-count alternative
• Synchronous Rectifier Control Outputs with Adjustable
zero-voltage switching (ZVS) full-bridge PWM controller. Like Delay/Advance
Intersil’s ISL6551, it achieves ZVS operation by driving the
upper bridge FETs at a fixed 50% duty cycle while the lower • Current-Mode Control
bridge FETs are trailing-edge modulated with adjustable • 3% Current Limit Threshold
resonant switching delays. Compared to the more familiar
• Adjustable Deadtime Control
phase-shifted control method, this algorithm offers equivalent
efficiency and improved overcurrent and light-load performance • 175µA Start-up Current
with less complexity in a lower pin count package.
• Supply UVLO
The ISL6752 features complemented PWM outputs for • Adjustable Oscillator Frequency Up to 2MHz
synchronous rectifier (SR) control. The complemented
outputs may be dynamically advanced or delayed relative to • Internal Over-Temperature Protection
the PWM outputs using an external control voltage.
文档评论(0)