FTM,(国外英文资料).docVIP

  1. 1、本文档共22页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  5. 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  6. 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  7. 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  8. 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
FTM,(国外英文资料)

FTM,(国外英文资料) FTM function, The FTM module clock FTM module is the core of a 16-bit counter, the counter clock source can be set (set by the CLKS FTMx_SC registers), can come from the bus clock (CLKS = 01), also can come from MCG MCGFFCLK module, the clock source for frequency division (set by the PS FTMx_SC register). If you use a fixed frequency clock, or fixed frenquency clock, or MCGFFCLK, you need to set it in the MCG module. MCG MCGFFCLK, provided by the module can provide other on-chip peripheral devices with clock, the clock can be provided by the slow internal reference clock or external crystals, and provided by the FLL points after the frequency. MCGFFCLK is set from the C1_IREFS bit from the inside 32K or from the outside FDIV to the FDIV, the output to MCGFFCLK is twice as long. MCGFFCLK is used for local bus clock synchronization and must not be greater than 1/8 of MCGOUTCLK. The clock is invalid under the BLPI mode and STOP mode in MCG. It is. In general, we will use the Bus Clock to provide the Clock for FTM as long as it is not a function of external counting. The count pattern of the FTM module The FTM module, after the clock is determined, counts the counter, and by default, the input clock is incremented and unsigned. The counter initial value is specified by FTMx_CNTIN. The TOF position is when the set value of the FTMx_MOD register is always counted. The counter goes back to the original value and repeats. As shown below, the counter counts from 0 to 3, and the loop count. The counting period = (MOD - CNTIN + 1) * clock cycle. The initial value is also negative, such as CNTIN = 0xFFFC (pc-4), MOD = 4, and the counter counts from -4 to 4, and the loop count. When CNTINs highest level, CNTIN [15] = 1, the initial value is treated as a negative, otherwise it is considered a positive number. The FTM count suggests that the MOD value must be greater than the CNTIN value and be noted for programming. If MOD = = CNTIN, the value is always the MOD value

文档评论(0)

f8r9t5c + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

版权声明书
用户编号:8000054077000003

1亿VIP精品文档

相关文档