- 1、本文档共11页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
AMD INTEL处理器电压全解(国外英文资料)
AMD INTEL处理器电压全解(国外英文资料)
The official name of AMD processor voltage configuration.
Low VDD:
The main control of VDD is the CPU voltage, which is officially called core voltage (Vcore). Usually, when we say CPU voltage, we are talking about core voltage. The motherboard Settings so that commonly appear in some words, such as: CPU Vcore , CPU Offset Voltage and CPU Voltage at Next Boot, CPU Vcore 7 - Shift and Processor Voltage, actually these are CPU Voltage.
Low VDDNB:
VDDNB refers to the voltage that controls the CPU memory controller, the CPU bus (HyperTransport) controller, and the CPU level 3 cache, which we commonly refer to as North Bridge. But the problem is in the mainboard chipset is a processing chip, known as north, and many users saw an option called north, was very confused, because they dont know which is the true north.
In the AM2 architecture of the AMD CPU line, VDD is the same as VDDNB voltage. But from the beginning of the AM2 + architecture, AMD separating the Power supply voltage to the CPU and memory controller (AMD called it a split plane separation layer ()) or Dual Dynamic Power Management (double Dynamic Power Management)).
Low VDDA:
VDDA, this is a voltage in the CPU is used in the clock gain amplifier circuits, it is also called phase synchronization circuits, the voltage according to choose is converted to voltage CPU VDDA and PLL CPU voltage, and only have this option in the high-end motherboard
This is the clock circuit of the voltage multiplier which is in the central processing unit, also known as a lock (phase-lock ring). This voltage can change options, such as CPU VDDA voltage and CPU frequency voltage, which is usually only available on the premium host board.
Low VDDIO:
VDDIO is the voltage that controls the memory bus independently. JEDEC (a memory standards organization), it is called SSTL (the standard for high speed memory interface. SSTL provides switch characteristics and special clamping schemes, it can obtain the workin
文档评论(0)