- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
第2章 计算机专业英语 孙建忠
Computer English Chapter 2 Organization of Computers In this chapter,we examine the organization of basic computer systems.A simple computer has three primary subsystems. The central processing unit, or CPU, performs many operations and controls the computer. A microprocessor usually serves as the computer’s CPU. The memory subsystem is used to store programs being executed by the CPU, along with the program’s data. The input/output, or I/O, subsystem allows the CPU to interact with input and output devices, such as the keyboard and monitor of a personal computer, or the keypad and digital display of a microwave oven. 本章介绍基本计算机系统组成,一个简单的计算机包括三个主要子系统:中央处理器或CPU执行许多运作并控制计算机,微处理器一般充当计算机的CPU;存储器子系统用于存储由CPU运行的程序以及程序的数据;输入输出或I/O子系统允许CPU与I/O设备如个人计算机的键盘和显示器或微波炉的键区与数字显示交互作用。 2.4 I/O Subsystem Organization and Interfacing The design of the interface circuitry for an output device, such as a computer monitor, is somewhat different than that for the input device. As shown in Figure 2-8, the tri-state buffers are replaced by a register. The tri-state buffers are used in input device interfaces to make sure that no more than one device writes data to the bus at any time. Since the output devices read data from the bus, rather that write data to it, they dont need the buffers. The data can be made available to all output devices; only the device with the correct address will read it in. 输出设备(如显示器)接口电路的设计与输入设备的设计有所不同。如图2-8所示,寄存器代替了三态缓冲器。输入设备中使用三态缓冲器是为了确保在任何时刻都只有一个设备向总线写数据,而输出设备是从总线读取数据,不是写数据,因此不需要缓冲器。数据对于所有的输出设备都可获得,但只有具有正确地址的设备才会读取它。 2.4 I/O Subsystem Organization and Interfacing The load logic plays the role of the enable logic in the input device interface. When this logic receives the correct address and control signals, it asserts the LD signal of the register, causing it to read data from the systems data bus. The output device can then read the data from the register at its leisure while the CPU performs other tasks. 装载逻辑发挥着输入设备接口中使能逻辑的作用。当此逻辑获得正确的地址信号和控制信号后,它发出寄存器的LD信号
您可能关注的文档
最近下载
- GB 50487-2008 水利水电工程地质勘察规范 (2022年版) .docx VIP
- 【低空经济】低空经济教学课程设计方案.docx
- 2025至2030中国冷链物流行业运营效率与成本控制研究报告.docx
- 2020年《毛泽东思想和中国特色社会主义理论体系概论》考试试卷及答案(一).doc VIP
- 2025入团积极分子考试题库(含答案).docx VIP
- 2021年模拟试题版10月自学考试12656毛泽东思想和中国特色社会主义理论体系概论历年模拟试题.doc VIP
- (2025)廊坊市入团积极分子考试题库(含答案).docx VIP
- 2025至2030中国冷链物流无人机配送网络建设与运营成本测算研究报告.docx
- 晶源微一级代理商CSC2313F深圳恒锐丰科技.pdf VIP
- 2024北森整理题库(言语理解、资料分析、图形推理.).docx VIP
原创力文档


文档评论(0)