MAX+PLUS2的库元件(MAX + PLUS2 library components).docVIP

MAX+PLUS2的库元件(MAX + PLUS2 library components).doc

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
MAXPLUS2的库元件(MAXPLUS2librarycomponents)

MAX+PLUS2的库元件(MAX + PLUS2 library components) 2010-09-27 23:00:31| MAX+PLUS2 Library Classification: default classification | Tags: | name and subscription. Open the editor (Graphic), double click the window, you can appear component options drop-down menu; In c:\windows\temporary Internet files, a component (entity) that has its own user is saved; In c:\maxplus2\max2lib\prim, there are various basic gate circuits and input / output ports; In c:\maxplus2\max2lib\mf, there are 74 kinds of digital integrated circuits C:\maxplus2\max2lib\mega_lpm is an adjustable parameter library, including parameterized modules, advanced function modules with complex functions, such as counters with adjustable modulus, FIFO, RAM, etc. The functions of components in c:\maxplus2\max2lib\edif are similar to those of MF Libraries The main components of the commonly used prim and MF libraries are listed below: C:\maxplus2\max2lib\prim And12, and2, and3, and4, and6, and8, general and gate Band12 band2 band3 Band4 Band6 band8 and gate or gate = input reverse Bdir bdirc bidirectional port, controllable bidirectional port Bnand12 bnand2 bnand3 bnand4 bnand6 bnand8 input NAND gate = reverse Bnor12 bnor2 bnor3 bnor4 bnor6 bnor8 = input reverse or gate and gate Bor12 bor2 bor3 bor4 bor6 bor8 = input reverse gate NAND gate Carry, cascade, Globol, exp, icell, mcell, opndrn, SCLK, wire, soft Constant constant DFF dffe with low level set / clear D flip flops, the latter with enable terminals GND grounding Input inputc input port Jkff jkffe with low level set / clear JK flip flops, the latter with enable terminals Latch D latch Nand12 nand2 nand3 nand4 nand6 nand8 NAND gate Nor12 nor2 nor3 nor4 nor6 nor8 or not Not inverter Or12, or2, or3, or4, or6, or8 or gate Output outputc output port Param parameter Srff srffe with low level set / clear RS flip flops, the latter with enable terminals TFF tffe with low level set / clear t flip flops, the latter with enable terminals Title Title box Tri three state

您可能关注的文档

文档评论(0)

f8r9t5c + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

版权声明书
用户编号:8000054077000003

1亿VIP精品文档

相关文档