网站大量收购独家精品文档,联系QQ:2885784924

视频第5章 集成运放 8页(Video fifth chapter integrated operational amplifier 8 pages).doc

视频第5章 集成运放 8页(Video fifth chapter integrated operational amplifier 8 pages).doc

  1. 1、本文档共10页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
视频第5章 集成运放 8页(Video fifth chapter integrated operational amplifier 8 pages) The fifth chapter is the analysis of differential amplifier circuit and integrated operational amplifier circuit Example 5.1 a differential amplification circuit with a collector nulling potentiometer Rp is shown in figure 5.1. Known as =50, VBE1=VBE2=0.7V, when the Rp sets the midpoint position, the static working point of the circuit is determined. Solution: static, vi1=vi2=0, yes Generally can be considered, so From the above analysis, we can see that the quiescent working point of this circuit is Q (10 A, 0.5 mA, 8.2 V). The following test determines whether the condition is set at the start of the analysis. because Obviously, because the base current IB is very small, it is generally established, that is, the calculation can not be considered. Example 5.2 Fig. 5.2 is a differential amplification circuit with single ended output. It is pointed out that the 1 and 2 ends are in-phase input, which is the inverting input and the common mode rejection ratio of the circuit is KCMR. Let VCC = 12V, -VEE = -6V, RB = 10, K Omega, RE = 6.2k, RC = 5.1k, transistor beta 1 = beta 2 = 50, rbbl = rbb2 = 300, VBEl = VBE2 = 0.7V. Since the output Vo is inverting to the 1 terminal input signal, the 1 terminal is the inverting input and the 2 terminal is the noninverting input. In static state, the static current of each tube is equal to half of the current flowing through the RE a vd common-mode gain Common mode rejection ratio Example 5.3. Circuit shown in Figure 5.3, with device parameter = 100, beta = 100. (1) seeking quiescent working point current, static working point voltage VCElQ, VCE2Q; (2) differential modulus amplification factor; (3) when the VI is a DC voltage 16mV, the DC voltage of the VTl and VT2 collector to ground is calculated. solution Voltage on 1. RE Two (2) a vd (3) VI is 16mV DC voltage. After amplification, it is VTl collector voltage VT2 collector voltage Example 5.4 circuit is sh

文档评论(0)

jgx3536 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

版权声明书
用户编号:6111134150000003

1亿VIP精品文档

相关文档